From nobody Sun Feb 8 15:18:35 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A237F34B662 for ; Tue, 20 Jan 2026 19:06:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935978; cv=none; b=Xj2iTTRCTn0nfX0XbegwE8bV/U4zLxvvYQTfg4h5WcnJi+kIvrKkL4LIW23B7cL3g3wV2x9txjjo8e34Alj7e4K45B+AvhLckkDDivaTHMNBZrBcWWHvYayb/BgvvMWGrR3l6qfusSpCSrUFZgLDs1G1eIGyiUcd0lcfl7H+sig= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935978; c=relaxed/simple; bh=yxnEx4BU+xefwn+EfFU7iFurmvPml9i59k/P1RLAJgs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IU0FBOI/3JPHCtmvaG/A26EljDSLGpkpbsgKquuKd06bwbJrVWwsIlbHGCeL0dNyGNq/iFLLfKDeQ2vguCo64hqyRmGhF2ZZQ06IxWk/gZkU2h/QzJ0Np7kCJgraphBg5pNxXaNFu+iEG6yc0sn/Qw9oHOKm9diHZVwIy1MQSa8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=YurQtt9z; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="YurQtt9z" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4801d21c411so20721685e9.3 for ; Tue, 20 Jan 2026 11:06:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768935973; x=1769540773; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Lfs9m2lS0OGQ6AFUB84Kj8F2HzMlL+m5vSn33xsuh6g=; b=YurQtt9zWvKKDjI5nYquQi4VCIBVi2GeFD6N/8GZ0huG2sCpXgVhmcTeNTTkYevJQs ttAWz1V/WqJHxODIHQYt8/Yu7IIRV7fXoTtERl/jJK3FWWLc92B/+uGkJ9kjvRGpTn09 Sh/RJT6Yigo30jb2qk4cyTEl4sIn+HllfPOCOI/TZJO7cBbRV0G9HQ+juK4LPNxFohVG g2QRW5CtzBl/Oxygxg/PFYSmZmC6SQRoV2t9ZXpETSMsno/RCyyF77c+Z4jjEbkYlwH+ AnldB1/n8eP/Y7PJTIYh+hrFuxOwRICIKCyAH1GDB1spnXubUktxyBgo9rwgN4KwYL15 mzSQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768935973; x=1769540773; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Lfs9m2lS0OGQ6AFUB84Kj8F2HzMlL+m5vSn33xsuh6g=; b=DSymHD3+j7SZ/WmYiVBaQJGV1rq4FZy6mBfSNyFhCPOMOuHfso6Ty32pVvlrJSKZcN 8kGwlacRxb7qkjiyILMXShwpBbx6X3Tr4SxnM1Imo/R4Mio9oYSI0nYJ/0FVRGriomuq 12MMM6qQbUqt037BIliQk+PplrKHUBapMsPkjBHp/5da4b9vgxWR3QMKwDhY8B9RQwXO oN809b00QaEgdn//4g5EO4/XEsBf38ru/z4DX/RX74tjV/9CJWdJjLLg2+e2Z29nlzZk ZLlOnOuOiDvj7FD0HT+NdQguZnGYNVneV0s+pyNp78rwRz6RZg9ICeeakS7gnsIV78WB JYsA== X-Forwarded-Encrypted: i=1; AJvYcCVz/5FUV9D8jegIUlRGh1fLEbhT70FXm4k0Toohk8zLIg8LBjNPvNle7VzbTZ9gG1jD3BOWzHb15Lp2HYs=@vger.kernel.org X-Gm-Message-State: AOJu0YxExZamimKCsKSZxh/AAPneKatfHLhnh7DmU3f42FB5iUf9iKia L4jBpMhqIyjHntIJLKv+QdLGdZ4IU3WtIbb8gRFz1c5CcblvCXt392nMxoE/FM3L X-Gm-Gg: AY/fxX6O4+vYuIU+5FJK/oSk++gNLiFXFSZ1odZDz1ax4IRXs1+0rN0ZMII/HZUwyId HzBw49dfH3aI/y4MLxcCxtOdeiUDvwqJMzTOqd5qX/WH9oZmtSvPfocyBfP4qe8z4WQahet7DSJ X+ikiSf7R0pP8QrThNRso7h+OVHKLHyYa/6TdklQoWWmuhFyyf9U5HAfp1PaLnm//BF53bOpO+g g/V1paXiHNFDuiFW/1vtdl4zeX0+Efo2yZOA3UjNWXDECsfgFjRtQ15/UR00cipjAqZvUBkp337 hzn+Hz6PN7yfcYXhcGdPzGZ0TwwWJ18+z0fbEQJes6PKgm53PDcDkWEZunO3haLFm82oJW90euE kzMz372uKOeCZDdVGqUv6VyyWsjEKBDE7a+be86cODlSq2lwy41bt/tX6rfhrmN4emqM/gBkMCA 7FiHuCCWWb09Y2L0+KMB7TQQTHdXb5peyy+eWI0C5k6iYn X-Received: by 2002:a05:600c:8b58:b0:47b:e2a9:2bd9 with SMTP id 5b1f17b1804b1-4801e345987mr230321595e9.31.1768935973027; Tue, 20 Jan 2026 11:06:13 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4804244c6cesm2005735e9.0.2026.01.20.11.06.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 11:06:12 -0800 (PST) From: "Anton D. Stavinskii" Date: Tue, 20 Jan 2026 23:06:03 +0400 Subject: [PATCH v4 1/6] ASoC: dt-bindings: sophgo,cv1800b: add I2S/TDM controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-cv1800b-i2s-driver-v4-1-6ef787dc6426@gmail.com> References: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> In-Reply-To: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768935966; l=2363; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=yxnEx4BU+xefwn+EfFU7iFurmvPml9i59k/P1RLAJgs=; b=4ceWN1YSmA/dnUJiaFeJ71H2kKEEf6TSCxHE16GDFpBeRQWyCoDj31tNuqPWaIX99YvDyeYG9 RGXjBukPLo5AiTzR0C+aXc52BnXDsS/mUZse/wpVQT8d4TjzUO4zggA X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= There are 4 TDM controllers on the SoC. Each controller can receive or transmit data over DMA. The dma it self has 8 channels. Each channel can be connected only to a specific i2s node. But each of dma channel can have multiple purposes so in order to save dma channels the configurations allows to use tx and rx, only rx, only tx or none channels. I2S controller without channels can be useful in configuration where I2S is used as clock source only and doesn't produce any data. Signed-off-by: Anton D. Stavinskii Reviewed-by: Krzysztof Kozlowski --- .../bindings/sound/sophgo,cv1800b-i2s.yaml | 67 ++++++++++++++++++= ++++ 1 file changed, 67 insertions(+) diff --git a/Documentation/devicetree/bindings/sound/sophgo,cv1800b-i2s.yam= l b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-i2s.yaml new file mode 100644 index 000000000000..f08362b0ca5e --- /dev/null +++ b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-i2s.yaml @@ -0,0 +1,67 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/sound/sophgo,cv1800b-i2s.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo CV1800B I2S/TDM controller + +maintainers: + - Anton D. Stavinskii + +description: I2S/TDM controller found in CV1800B / Sophgo SG2002/SG2000 So= Cs. + +allOf: + - $ref: dai-common.yaml# + +properties: + compatible: + const: sophgo,cv1800b-i2s + + reg: + maxItems: 1 + + "#sound-dai-cells": + const: 0 + + clocks: + maxItems: 2 + + clock-names: + items: + - const: i2s + - const: mclk + + dmas: + minItems: 1 + maxItems: 2 + + dma-names: + minItems: 1 + items: + - enum: [rx, tx] + - const: tx + +required: + - compatible + - reg + - clocks + - clock-names + - "#sound-dai-cells" + +unevaluatedProperties: false + +examples: + - | + #include + + i2s@4110000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04110000 0x10000>; + clocks =3D <&clk CLK_APB_I2S1>, <&clk CLK_SDMA_AUD1>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux 2 1>, <&dmamux 3 1>; + dma-names =3D "rx", "tx"; + #sound-dai-cells =3D <0>; + }; +... --=20 2.43.0 From nobody Sun Feb 8 15:18:35 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D7F4B46AF34 for ; Tue, 20 Jan 2026 19:06:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935982; cv=none; b=cAci1gM63b5SHUQVSFJWUWAI/bcvIOHROmP2h1tsJBm3+SWu11nwNr1ZtaV2ekxAgT6DgI3FtZEx+M5a1+toxFKJYZx9O1zC2RJ4IjFT4LBY3x7jXWyekGar3Z5Ih+4Ddzgx0WEilE/xk5Qk6n5b3BCd6jSSrxiB7oGm+PBpBLk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935982; c=relaxed/simple; bh=udlfkmsBLymdOhSe1ApbtAgQSp1TBm4Fyu/EdkfucBM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bqxlqh6zf0fzKfvDhmpllOgeTv7x5YIIK5j/tek16j8JD00sKeaA5ELJSEKswvdW2Xy3ZUNiwARzjlc1qd9gbFKbghh0SLBy5wJ5hF6XU66k2ObnSsnxSOZHMFnCcQTqMkp+K1EvnzY+UtcsaX8KOHkv9uAyvnQQs8VvaIhxnk4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ECARFkSy; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ECARFkSy" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4801d7c72a5so31391315e9.0 for ; Tue, 20 Jan 2026 11:06:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768935976; x=1769540776; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=g5Pe5ZeRU0fBHa3Tpv84iYfACXa28e5Eqryp4iXM2+0=; b=ECARFkSyFQvKB7zJUZqKodDm8n/LBH478Uhxe5LWAjsmqVa1gqbV47F2gLe664DzuN c0J+T6Sa0DHe0pUhWCwRDQVXSgXUnxjsVjjb9zcA/PbP+Fa1OAsKVdzLwSO+qxYEvuhl /9/zw6qMsMO1CJbOyNcbnB0CFoWXf33ywYE0ZjG/ChC5qyapx13GlwhV5eJTgaB1eqIc kGoePlOXWsG1YtBfaCD+o92nTm0B+WBsEkkiROMEKhNcli/vWT0riuUtd5LyheJGhDD1 rhiIoP0Z6oNqFRcTyBOqGMAC6oW7mlmDKQNz5yZhf4ci8ZqlZrZqoe51vlsM8ddKX0vE C1Ig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768935976; x=1769540776; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=g5Pe5ZeRU0fBHa3Tpv84iYfACXa28e5Eqryp4iXM2+0=; b=u6hzyai7AYqdjz4ZGrPRqoWTIl2QFXxpOII6gzx4l/AH2mnhUV+er9+7KLBwMvAmeY QUfbHKILaXYbWUQpJ8aMMx2Neoj8KCnAVGWOZjGkIkYi70m+TyD83xIzv4K20+GpLlX+ 1M6vEIN3YGap/yljUFsvAw8+Tr9HH9Lctb8+djuCkaNgvvi99nFTC3JTLBEYre6cL5Vt pEigk539/7wAcTfdNXvb3XdC4k7JnIGtvpQXpa4UuWh2f38MI+NEphX5uqBOZhfQkpqh /YsJ+Yv9h/2xE4h440aODwESakckJYkV7uMM0vL57X9OIOI6XHoGM724XZNNB22uJtZR Rrbw== X-Forwarded-Encrypted: i=1; AJvYcCX2bkpSaB4fjY/h5NPXGax5KsyDtNVMs4rJzXOdxVy7mzxaY3eTafmUcn8gXVpGOOqIZJ98YfqYJjjpcYI=@vger.kernel.org X-Gm-Message-State: AOJu0YzGK2R8109x7W3shtiojBA+r4YKEkRGz2clkekiHEoVLdC7nJ6n LnHI0uf6uwQCg53r0At8YFXknbo7VjDPugVY9lRVGiI/pWf1jQBwl4960XJmBDM1 X-Gm-Gg: AY/fxX58PdC4Q2Ee5gS6ImD1xjaTLfRqxaoHEbTwB/AafZrpJcYpLId08eACXtMWmSH dBeqnOGJxSkuqwnbj9EwDAoGRqYZ/o2+n7rG7zb9aCDSwtv1YBL4Ptu1k8MxFjEyDTHhwWWZYjB o7NRwuo+akPlD+2vdMV7tK7qAwSSuwJvUn0zKiEmNk+6PhMtRMQmzKTJ19BSgIeU2qcwJPhohSo oA5Wc08Fls10+RyHGARpoO1Zl/J4GA65xKd9e0RpI89K2AL9Lxloibl0FUQNXE5sfo0/C5C9QhE VPklwTYJ2jSjBy/lrpgZMprlbN++DyFVVpP6zMjANDkWNDesJ0ZJ0d+aTUZvx3uB0X/jOttVf9E IVue8390ZluQCkPSqfoxa2SUM/UkIPpvjPzRYu+0MIpk3rGA6319yvGlvQTLiug0w+i8lKVA5jn w8NcEXx1ehwF0umLxHP55+OSppjBCEmmkHDKArxCu9xZCW X-Received: by 2002:a05:600c:45d1:b0:477:7ae0:cd6e with SMTP id 5b1f17b1804b1-4801eab5602mr191993765e9.5.1768935976281; Tue, 20 Jan 2026 11:06:16 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4804244c6cesm2005735e9.0.2026.01.20.11.06.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 11:06:15 -0800 (PST) From: "Anton D. Stavinskii" Date: Tue, 20 Jan 2026 23:06:04 +0400 Subject: [PATCH v4 2/6] ASoC: sophgo: add CV1800B I2S/TDM controller driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-cv1800b-i2s-driver-v4-2-6ef787dc6426@gmail.com> References: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> In-Reply-To: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768935966; l=24650; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=udlfkmsBLymdOhSe1ApbtAgQSp1TBm4Fyu/EdkfucBM=; b=IlGaCYu2sSsv5UvyXHBaY5VuBPN1w3Evgs7NSm4tlnsuZgkU+UQ/IdzydGba9kjGy0sFiqwSw l/vKcX11tNZCgCMAzcn6FbkLM58BjAFNHIxrfINM2JEx06N4LTyYp/K X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= The actual CPU DAI controller. The driver can be used with simple-audio-card. It respects fixed clock configuration from simple-audio-card. The card driver can request direction out, this will be interpreted as mclk out, the clock which can be used in other CPU or codecs. For example I2S3 generates clock for ADC. I2S was tested in S24_32 and S16 dual channel formats. Signed-off-by: Anton D. Stavinskii --- sound/soc/Kconfig | 1 + sound/soc/Makefile | 1 + sound/soc/sophgo/Kconfig | 25 ++ sound/soc/sophgo/Makefile | 3 + sound/soc/sophgo/cv1800b-tdm.c | 716 +++++++++++++++++++++++++++++++++++++= ++++ 5 files changed, 746 insertions(+) diff --git a/sound/soc/Kconfig b/sound/soc/Kconfig index 36e0d443ba0e..edfdcbf734fe 100644 --- a/sound/soc/Kconfig +++ b/sound/soc/Kconfig @@ -127,6 +127,7 @@ source "sound/soc/renesas/Kconfig" source "sound/soc/rockchip/Kconfig" source "sound/soc/samsung/Kconfig" source "sound/soc/sdca/Kconfig" +source "sound/soc/sophgo/Kconfig" source "sound/soc/spacemit/Kconfig" source "sound/soc/spear/Kconfig" source "sound/soc/sprd/Kconfig" diff --git a/sound/soc/Makefile b/sound/soc/Makefile index 8c0480e6484e..21d8406767fc 100644 --- a/sound/soc/Makefile +++ b/sound/soc/Makefile @@ -70,6 +70,7 @@ obj-$(CONFIG_SND_SOC) +=3D rockchip/ obj-$(CONFIG_SND_SOC) +=3D samsung/ obj-$(CONFIG_SND_SOC) +=3D sdca/ obj-$(CONFIG_SND_SOC) +=3D sof/ +obj-$(CONFIG_SND_SOC) +=3D sophgo/ obj-$(CONFIG_SND_SOC) +=3D spacemit/ obj-$(CONFIG_SND_SOC) +=3D spear/ obj-$(CONFIG_SND_SOC) +=3D sprd/ diff --git a/sound/soc/sophgo/Kconfig b/sound/soc/sophgo/Kconfig new file mode 100644 index 000000000000..9495ab49f042 --- /dev/null +++ b/sound/soc/sophgo/Kconfig @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: GPL-2.0-only +# +# SoC audio configuration for cv1800b +# + +menu "Sophgo" + depends on COMPILE_TEST || ARCH_SOPHGO + +config SND_SOC_CV1800B_TDM + tristate "Sophgo CV1800B I2S/TDM support" + depends on SND_SOC && OF + select SND_SOC_GENERIC_DMAENGINE_PCM + help + This option enables the I2S/TDM audio controller found in Sophgo + CV1800B / SG2002 SoCs. The controller supports standard I2S + audio modes for playback and capture. + + The driver integrates with the ASoC framework and uses the DMA + engine for audio data transfer. It is intended to be configured + via Device Tree along with simple-audio-card module. + + To compile the driver as a module, choose M here: the module will + be called cv1800b_tdm. + +endmenu diff --git a/sound/soc/sophgo/Makefile b/sound/soc/sophgo/Makefile new file mode 100644 index 000000000000..3f9f1d07227a --- /dev/null +++ b/sound/soc/sophgo/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0 +# Sophgo Platform Support +obj-$(CONFIG_SND_SOC_CV1800B_TDM) +=3D cv1800b-tdm.o diff --git a/sound/soc/sophgo/cv1800b-tdm.c b/sound/soc/sophgo/cv1800b-tdm.c new file mode 100644 index 000000000000..4cbac8c1160f --- /dev/null +++ b/sound/soc/sophgo/cv1800b-tdm.c @@ -0,0 +1,716 @@ +// SPDX-License-Identifier: GPL-2.0 + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include + +#define TX_FIFO_SIZE (1024) +#define RX_FIFO_SIZE (1024) +#define TX_MAX_BURST (8) +#define RX_MAX_BURST (8) + +#define CV1800B_DEF_FREQ 24576000 +#define CV1800B_DEF_MCLK_FS_RATIO 256 + +/* tdm registers */ +#define CV1800B_BLK_MODE_SETTING 0x000 +#define CV1800B_FRAME_SETTING 0x004 +#define CV1800B_SLOT_SETTING1 0x008 +#define CV1800B_SLOT_SETTING2 0x00C +#define CV1800B_DATA_FORMAT 0x010 +#define CV1800B_BLK_CFG 0x014 +#define CV1800B_I2S_ENABLE 0x018 +#define CV1800B_I2S_RESET 0x01C +#define CV1800B_I2S_INT_EN 0x020 +#define CV1800B_I2S_INT 0x024 +#define CV1800B_FIFO_THRESHOLD 0x028 +#define CV1800B_LRCK_MASTER 0x02C /* special clock only mode */ +#define CV1800B_FIFO_RESET 0x030 +#define CV1800B_RX_STATUS 0x040 +#define CV1800B_TX_STATUS 0x048 +#define CV1800B_CLK_CTRL0 0x060 +#define CV1800B_CLK_CTRL1 0x064 +#define CV1800B_PCM_SYNTH 0x068 +#define CV1800B_RX_RD_PORT 0x080 +#define CV1800B_TX_WR_PORT 0x0C0 + +/* CV1800B_BLK_MODE_SETTING (0x000) */ +#define BLK_TX_MODE_MASK GENMASK(0, 0) +#define BLK_MASTER_MODE_MASK GENMASK(1, 1) +#define BLK_DMA_MODE_MASK GENMASK(7, 7) + +/* CV1800B_CLK_CTRL1 (0x064) */ +#define CLK_MCLK_DIV_MASK GENMASK(15, 0) +#define CLK_BCLK_DIV_MASK GENMASK(31, 16) + +/* CV1800B_CLK_CTRL0 (0x060) */ +#define CLK_AUD_CLK_SEL_MASK GENMASK(0, 0) +#define CLK_BCLK_OUT_CLK_FORCE_EN_MASK GENMASK(6, 6) +#define CLK_MCLK_OUT_EN_MASK GENMASK(7, 7) +#define CLK_AUD_EN_MASK GENMASK(8, 8) + +/* CV1800B_I2S_RESET (0x01C) */ +#define RST_I2S_RESET_RX_MASK GENMASK(0, 0) +#define RST_I2S_RESET_TX_MASK GENMASK(1, 1) + +/* CV1800B_FIFO_RESET (0x030) */ +#define FIFO_RX_RESET_MASK GENMASK(0, 0) +#define FIFO_TX_RESET_MASK GENMASK(16, 16) + +/* CV1800B_I2S_ENABLE (0x018) */ +#define I2S_ENABLE_MASK GENMASK(0, 0) + +/* CV1800B_BLK_CFG (0x014) */ +#define BLK_AUTO_DISABLE_WITH_CH_EN_MASK GENMASK(4, 4) +#define BLK_RX_BLK_CLK_FORCE_EN_MASK GENMASK(8, 8) +#define BLK_RX_FIFO_DMA_CLK_FORCE_EN_MASK GENMASK(9, 9) +#define BLK_TX_BLK_CLK_FORCE_EN_MASK GENMASK(16, 16) +#define BLK_TX_FIFO_DMA_CLK_FORCE_EN_MASK GENMASK(17, 17) + +/* CV1800B_FRAME_SETTING (0x004) */ +#define FRAME_LENGTH_MASK GENMASK(8, 0) +#define FS_ACTIVE_LENGTH_MASK GENMASK(23, 16) + +/* CV1800B_I2S_INT_EN (0x020) */ +#define INT_I2S_INT_EN_MASK GENMASK(8, 8) + +/* CV1800B_SLOT_SETTING2 (0x00C) */ +#define SLOT_EN_MASK GENMASK(15, 0) + +/* CV1800B_LRCK_MASTER (0x02C) */ +#define LRCK_MASTER_ENABLE_MASK GENMASK(0, 0) + +/* CV1800B_DATA_FORMAT (0x010) */ +#define DF_WORD_LENGTH_MASK GENMASK(2, 1) +#define DF_TX_SOURCE_LEFT_ALIGN_MASK GENMASK(6, 6) + +/* CV1800B_FIFO_THRESHOLD (0x028) */ +#define FIFO_RX_THRESHOLD_MASK GENMASK(4, 0) +#define FIFO_TX_THRESHOLD_MASK GENMASK(20, 16) +#define FIFO_TX_HIGH_THRESHOLD_MASK GENMASK(28, 24) + +/* CV1800B_SLOT_SETTING1 (0x008) */ +#define SLOT_NUM_MASK GENMASK(3, 0) +#define SLOT_SIZE_MASK GENMASK(13, 8) +#define DATA_SIZE_MASK GENMASK(20, 16) +#define FB_OFFSET_MASK GENMASK(28, 24) + +enum cv1800b_tdm_word_length { + CV1800B_WORD_LENGTH_8_BIT =3D 0, + CV1800B_WORD_LENGTH_16_BIT =3D 1, + CV1800B_WORD_LENGTH_32_BIT =3D 2, +}; + +struct cv1800b_i2s { + void __iomem *base; + struct clk *clk; + struct clk *sysclk; + struct device *dev; + struct snd_dmaengine_dai_dma_data playback_dma; + struct snd_dmaengine_dai_dma_data capture_dma; + u32 mclk_rate; + bool bclk_ratio_fixed; + u32 bclk_ratio; + +}; + +static void cv1800b_setup_dma_struct(struct cv1800b_i2s *i2s, + phys_addr_t phys_base) +{ + i2s->playback_dma.addr =3D phys_base + CV1800B_TX_WR_PORT; + i2s->playback_dma.addr_width =3D DMA_SLAVE_BUSWIDTH_4_BYTES; + i2s->playback_dma.fifo_size =3D TX_FIFO_SIZE; + i2s->playback_dma.maxburst =3D TX_MAX_BURST; + + i2s->capture_dma.addr =3D phys_base + CV1800B_RX_RD_PORT; + i2s->capture_dma.addr_width =3D DMA_SLAVE_BUSWIDTH_4_BYTES; + i2s->capture_dma.fifo_size =3D RX_FIFO_SIZE; + i2s->capture_dma.maxburst =3D RX_MAX_BURST; +} + +static const struct snd_dmaengine_pcm_config cv1800b_i2s_pcm_config =3D { + .prepare_slave_config =3D snd_dmaengine_pcm_prepare_slave_config, +}; + +static void cv1800b_reset_fifo(struct cv1800b_i2s *i2s) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_FIFO_RESET); + val =3D u32_replace_bits(val, 1, FIFO_RX_RESET_MASK); + val =3D u32_replace_bits(val, 1, FIFO_TX_RESET_MASK); + writel(val, i2s->base + CV1800B_FIFO_RESET); + + usleep_range(10, 20); + + val =3D readl(i2s->base + CV1800B_FIFO_RESET); + val =3D u32_replace_bits(val, 0, FIFO_RX_RESET_MASK); + val =3D u32_replace_bits(val, 0, FIFO_TX_RESET_MASK); + writel(val, i2s->base + CV1800B_FIFO_RESET); +} + +static void cv1800b_reset_i2s(struct cv1800b_i2s *i2s) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_I2S_RESET); + val =3D u32_replace_bits(val, 1, RST_I2S_RESET_RX_MASK); + val =3D u32_replace_bits(val, 1, RST_I2S_RESET_TX_MASK); + writel(val, i2s->base + CV1800B_I2S_RESET); + + usleep_range(10, 20); + + val =3D readl(i2s->base + CV1800B_I2S_RESET); + val =3D u32_replace_bits(val, 0, RST_I2S_RESET_RX_MASK); + val =3D u32_replace_bits(val, 0, RST_I2S_RESET_TX_MASK); + writel(val, i2s->base + CV1800B_I2S_RESET); +} + +static void cv1800b_set_mclk_div(struct cv1800b_i2s *i2s, u32 mclk_div) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_CLK_CTRL1); + val =3D u32_replace_bits(val, mclk_div, CLK_MCLK_DIV_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL1); + dev_dbg(i2s->dev, "mclk_div is set to %u\n", mclk_div); +} + +static void cv1800b_set_tx_mode(struct cv1800b_i2s *i2s, bool is_tx) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_BLK_MODE_SETTING); + val =3D u32_replace_bits(val, is_tx, BLK_TX_MODE_MASK); + writel(val, i2s->base + CV1800B_BLK_MODE_SETTING); + dev_dbg(i2s->dev, "tx_mode is set to %u\n", is_tx); +} + +static int cv1800b_set_bclk_div(struct cv1800b_i2s *i2s, u32 bclk_div) +{ + u32 val; + + if (bclk_div =3D=3D 0 || bclk_div > 0xFFFF) + return -EINVAL; + + val =3D readl(i2s->base + CV1800B_CLK_CTRL1); + val =3D u32_replace_bits(val, bclk_div, CLK_BCLK_DIV_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL1); + dev_dbg(i2s->dev, "bclk_div is set to %u\n", bclk_div); + return 0; +} + +/* set memory width of audio data , reg word_length */ +static int cv1800b_set_word_length(struct cv1800b_i2s *i2s, + unsigned int physical_width) +{ + u8 word_length_val; + u32 val; + + switch (physical_width) { + case 8: + word_length_val =3D CV1800B_WORD_LENGTH_8_BIT; + break; + case 16: + word_length_val =3D CV1800B_WORD_LENGTH_16_BIT; + break; + case 32: + word_length_val =3D CV1800B_WORD_LENGTH_32_BIT; + break; + default: + dev_dbg(i2s->dev, "can't set word_length field\n"); + return -EINVAL; + } + + val =3D readl(i2s->base + CV1800B_DATA_FORMAT); + val =3D u32_replace_bits(val, word_length_val, DF_WORD_LENGTH_MASK); + writel(val, i2s->base + CV1800B_DATA_FORMAT); + return 0; +} + +static void cv1800b_enable_clocks(struct cv1800b_i2s *i2s, bool enabled) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_CLK_CTRL0); + val =3D u32_replace_bits(val, enabled, CLK_AUD_EN_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL0); +} + +static int cv1800b_set_slot_settings(struct cv1800b_i2s *i2s, u32 slots, + u32 physical_width, u32 data_size) +{ + u32 slot_num; + u32 slot_size; + u32 frame_length; + u32 frame_active_length; + u32 val; + + if (!slots || !physical_width || !data_size) { + dev_err(i2s->dev, "frame or slot settings are not valid\n"); + return -EINVAL; + } + if (slots > 16 || physical_width > 64 || data_size > 32) { + dev_err(i2s->dev, "frame or slot settings are not valid\n"); + return -EINVAL; + } + + slot_num =3D slots - 1; + slot_size =3D physical_width - 1; + frame_length =3D (physical_width * slots) - 1; + frame_active_length =3D physical_width - 1; + + if (frame_length > 511 || frame_active_length > 255) { + dev_err(i2s->dev, "frame or slot settings are not valid\n"); + return -EINVAL; + } + + val =3D readl(i2s->base + CV1800B_SLOT_SETTING1); + val =3D u32_replace_bits(val, slot_size, SLOT_SIZE_MASK); + val =3D u32_replace_bits(val, data_size - 1, DATA_SIZE_MASK); + val =3D u32_replace_bits(val, slot_num, SLOT_NUM_MASK); + writel(val, i2s->base + CV1800B_SLOT_SETTING1); + + val =3D readl(i2s->base + CV1800B_FRAME_SETTING); + val =3D u32_replace_bits(val, frame_length, FRAME_LENGTH_MASK); + val =3D u32_replace_bits(val, frame_active_length, FS_ACTIVE_LENGTH_MASK); + writel(val, i2s->base + CV1800B_FRAME_SETTING); + + dev_dbg(i2s->dev, "slot settings num: %u width: %u\n", slots, physical_wi= dth); + return 0; +} + +/* + * calculate mclk_div. + * if requested value is bigger than optimal + * leave mclk_div as 1. cff clock is capable + * to handle it + */ +static int cv1800b_calc_mclk_div(unsigned int target_mclk, u32 *mclk_div) +{ + *mclk_div =3D 1; + + if (target_mclk =3D=3D 0) + return -EINVAL; + + /* optimal parent frequency is close to CV1800B_DEF_FREQ */ + if (target_mclk < CV1800B_DEF_FREQ) { + *mclk_div =3D DIV_ROUND_CLOSEST(CV1800B_DEF_FREQ, target_mclk); + if (!*mclk_div || *mclk_div > 0xFFFF) + return -EINVAL; + } + return 0; +} + +/* + * set CCF clock and divider for this clock + * mclk_clock =3D ccf_clock / mclk_div + */ +static int cv1800b_i2s_set_rate_for_mclk(struct cv1800b_i2s *i2s, + unsigned int target_mclk) +{ + u32 mclk_div =3D 1; + u64 tmp; + int ret; + unsigned long clk_rate; + unsigned long actual; + + ret =3D cv1800b_calc_mclk_div(target_mclk, &mclk_div); + if (ret) { + dev_dbg(i2s->dev, "can't calc mclk_div for freq %u\n", + target_mclk); + return ret; + } + + tmp =3D (u64)target_mclk * mclk_div; + if (tmp > ULONG_MAX) { + dev_err(i2s->dev, "clk_rate overflow: freq=3D%u div=3D%u\n", + target_mclk, mclk_div); + return -ERANGE; + } + + clk_rate =3D (unsigned long)tmp; + + cv1800b_enable_clocks(i2s, false); + + ret =3D clk_set_rate(i2s->sysclk, clk_rate); + if (ret) + return ret; + + actual =3D clk_get_rate(i2s->sysclk); + if (clk_rate !=3D actual) { + dev_err_ratelimited(i2s->dev, + "clk_set_rate failed %lu, actual is %lu\n", + clk_rate, actual); + } + + cv1800b_set_mclk_div(i2s, mclk_div); + cv1800b_enable_clocks(i2s, true); + + return 0; +} + +static int cv1800b_i2s_hw_params(struct snd_pcm_substream *substream, + struct snd_pcm_hw_params *params, + struct snd_soc_dai *dai) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + unsigned int rate =3D params_rate(params); + unsigned int channels =3D params_channels(params); + unsigned int physical_width =3D params_physical_width(params); + int data_width =3D params_width(params); + bool tx_mode =3D (substream->stream =3D=3D SNDRV_PCM_STREAM_PLAYBACK) ? 1= : 0; + int ret; + u32 bclk_div; + u32 bclk_ratio; + u32 mclk_rate; + u32 tmp; + + if (data_width < 0) + return data_width; + + if (!channels || !rate || !physical_width) + return -EINVAL; + + ret =3D cv1800b_set_slot_settings(i2s, channels, physical_width, data_wid= th); + if (ret) + return ret; + + if (i2s->mclk_rate) { + mclk_rate =3D i2s->mclk_rate; + } else { + dev_dbg(i2s->dev, "mclk is not set by machine driver\n"); + ret =3D cv1800b_i2s_set_rate_for_mclk(i2s, + rate * CV1800B_DEF_MCLK_FS_RATIO); + if (ret) + return ret; + mclk_rate =3D rate * CV1800B_DEF_MCLK_FS_RATIO; + } + + bclk_ratio =3D (i2s->bclk_ratio_fixed) ? i2s->bclk_ratio : + (physical_width * channels); + + if (check_mul_overflow(rate, bclk_ratio, &tmp)) + return -EOVERFLOW; + + if (!tmp) + return -EINVAL; + if (mclk_rate % tmp) + dev_warn(i2s->dev, "mclk rate is not aligned to bclk or rate\n"); + + bclk_div =3D DIV_ROUND_CLOSEST(mclk_rate, tmp); + + ret =3D cv1800b_set_bclk_div(i2s, bclk_div); + if (ret) + return ret; + + ret =3D cv1800b_set_word_length(i2s, physical_width); + if (ret) + return ret; + + cv1800b_set_tx_mode(i2s, tx_mode); + + cv1800b_reset_fifo(i2s); + cv1800b_reset_i2s(i2s); + return 0; +} + +static int cv1800b_i2s_trigger(struct snd_pcm_substream *substream, int cm= d, + struct snd_soc_dai *dai) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + u32 val; + + val =3D readl(i2s->base + CV1800B_I2S_ENABLE); + + switch (cmd) { + case SNDRV_PCM_TRIGGER_START: + case SNDRV_PCM_TRIGGER_RESUME: + case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: + val =3D u32_replace_bits(val, 1, I2S_ENABLE_MASK); + break; + + case SNDRV_PCM_TRIGGER_STOP: + case SNDRV_PCM_TRIGGER_SUSPEND: + case SNDRV_PCM_TRIGGER_PAUSE_PUSH: + val =3D u32_replace_bits(val, 0, I2S_ENABLE_MASK); + break; + default: + return -EINVAL; + } + writel(val, i2s->base + CV1800B_I2S_ENABLE); + return 0; +} + +static int cv1800b_i2s_startup(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct snd_soc_pcm_runtime *rtd =3D snd_soc_substream_to_rtd(substream); + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + struct snd_soc_dai_link *dai_link =3D rtd->dai_link; + + dev_dbg(i2s->dev, "%s: dai=3D%s substream=3D%d\n", __func__, dai->name, + substream->stream); + /** + * Ensure DMA is stopped before DAI + * shutdown (prevents DW AXI DMAC stop/busy on next open). + */ + dai_link->trigger_stop =3D SND_SOC_TRIGGER_ORDER_LDC; + return 0; +} + +static int cv1800b_i2s_dai_probe(struct snd_soc_dai *dai) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + + if (!i2s) { + dev_err(dai->dev, "no drvdata in DAI probe\n"); + return -ENODEV; + } + + snd_soc_dai_init_dma_data(dai, &i2s->playback_dma, &i2s->capture_dma); + return 0; +} + +static int cv1800b_i2s_dai_set_fmt(struct snd_soc_dai *dai, unsigned int f= mt) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + u32 val; + u32 master; + + /* only i2s format is supported */ + if ((fmt & SND_SOC_DAIFMT_FORMAT_MASK) !=3D SND_SOC_DAIFMT_I2S) + return -EINVAL; + + switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { + case SND_SOC_DAIFMT_CBP_CFP: + dev_dbg(i2s->dev, "set to master mode\n"); + master =3D 1; + break; + + case SND_SOC_DAIFMT_CBC_CFC: + dev_dbg(i2s->dev, "set to slave mode\n"); + master =3D 0; + break; + default: + return -EINVAL; + } + + val =3D readl(i2s->base + CV1800B_BLK_MODE_SETTING); + val =3D u32_replace_bits(val, master, BLK_MASTER_MODE_MASK); + writel(val, i2s->base + CV1800B_BLK_MODE_SETTING); + return 0; +} + +static int cv1800b_i2s_dai_set_bclk_ratio(struct snd_soc_dai *dai, + unsigned int ratio) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + + if (ratio =3D=3D 0) + return -EINVAL; + i2s->bclk_ratio =3D ratio; + i2s->bclk_ratio_fixed =3D true; + return 0; +} + +static int cv1800b_i2s_dai_set_sysclk(struct snd_soc_dai *dai, int clk_id, + unsigned int freq, int dir) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + int ret; + u32 val; + bool output_enable =3D (dir =3D=3D SND_SOC_CLOCK_OUT) ? true : false; + + dev_dbg(i2s->dev, "%s called with %u\n", __func__, freq); + ret =3D cv1800b_i2s_set_rate_for_mclk(i2s, freq); + if (ret) + return ret; + + val =3D readl(i2s->base + CV1800B_CLK_CTRL0); + val =3D u32_replace_bits(val, output_enable, CLK_MCLK_OUT_EN_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL0); + + i2s->mclk_rate =3D freq; + return 0; +} + +static const struct snd_soc_dai_ops cv1800b_i2s_dai_ops =3D { + .probe =3D cv1800b_i2s_dai_probe, + .startup =3D cv1800b_i2s_startup, + .hw_params =3D cv1800b_i2s_hw_params, + .trigger =3D cv1800b_i2s_trigger, + .set_fmt =3D cv1800b_i2s_dai_set_fmt, + .set_bclk_ratio =3D cv1800b_i2s_dai_set_bclk_ratio, + .set_sysclk =3D cv1800b_i2s_dai_set_sysclk, +}; + +static const struct snd_soc_dai_driver cv1800b_i2s_dai_template =3D { + .name =3D "cv1800b-i2s", + .playback =3D { + .stream_name =3D "Playback", + .channels_min =3D 1, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_8000_192000, + .formats =3D SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S16_LE, + }, + .capture =3D { + .stream_name =3D "Capture", + .channels_min =3D 1, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_8000_192000, + .formats =3D SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S16_LE, + }, + .ops =3D &cv1800b_i2s_dai_ops, +}; + +static const struct snd_soc_component_driver cv1800b_i2s_component =3D { + .name =3D "cv1800b-i2s", +}; + +static void cv1800b_i2s_hw_disable(struct cv1800b_i2s *i2s) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_I2S_ENABLE); + val =3D u32_replace_bits(val, 0, I2S_ENABLE_MASK); + writel(val, i2s->base + CV1800B_I2S_ENABLE); + + val =3D readl(i2s->base + CV1800B_CLK_CTRL0); + val =3D u32_replace_bits(val, 0, CLK_AUD_EN_MASK); + val =3D u32_replace_bits(val, 0, CLK_MCLK_OUT_EN_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL0); + + val =3D readl(i2s->base + CV1800B_I2S_RESET); + val =3D u32_replace_bits(val, 1, RST_I2S_RESET_RX_MASK); + val =3D u32_replace_bits(val, 1, RST_I2S_RESET_TX_MASK); + writel(val, i2s->base + CV1800B_I2S_RESET); + + val =3D readl(i2s->base + CV1800B_FIFO_RESET); + val =3D u32_replace_bits(val, 1, FIFO_RX_RESET_MASK); + val =3D u32_replace_bits(val, 1, FIFO_TX_RESET_MASK); + writel(val, i2s->base + CV1800B_FIFO_RESET); +} + +static void cv1800b_i2s_setup_tdm(struct cv1800b_i2s *i2s) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_BLK_MODE_SETTING); + val =3D u32_replace_bits(val, 1, BLK_DMA_MODE_MASK); + writel(val, i2s->base + CV1800B_BLK_MODE_SETTING); + + val =3D readl(i2s->base + CV1800B_CLK_CTRL0); + val =3D u32_replace_bits(val, 0, CLK_AUD_CLK_SEL_MASK); + val =3D u32_replace_bits(val, 0, CLK_MCLK_OUT_EN_MASK); + val =3D u32_replace_bits(val, 0, CLK_AUD_EN_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL0); + + val =3D readl(i2s->base + CV1800B_FIFO_THRESHOLD); + val =3D u32_replace_bits(val, 4, FIFO_RX_THRESHOLD_MASK); + val =3D u32_replace_bits(val, 4, FIFO_TX_THRESHOLD_MASK); + val =3D u32_replace_bits(val, 4, FIFO_TX_HIGH_THRESHOLD_MASK); + writel(val, i2s->base + CV1800B_FIFO_THRESHOLD); + + val =3D readl(i2s->base + CV1800B_I2S_ENABLE); + val =3D u32_replace_bits(val, 0, I2S_ENABLE_MASK); + writel(val, i2s->base + CV1800B_I2S_ENABLE); +} + +static int cv1800b_i2s_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct cv1800b_i2s *i2s; + struct resource *res; + void __iomem *regs; + struct snd_soc_dai_driver *dai; + int ret; + + i2s =3D devm_kzalloc(dev, sizeof(*i2s), GFP_KERNEL); + if (!i2s) + return -ENOMEM; + + regs =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(regs)) + return PTR_ERR(regs); + i2s->dev =3D &pdev->dev; + i2s->base =3D regs; + + res =3D platform_get_resource(pdev, IORESOURCE_MEM, 0); + if (!res) + return -ENODEV; + cv1800b_setup_dma_struct(i2s, res->start); + + i2s->clk =3D devm_clk_get_enabled(dev, "i2s"); + if (IS_ERR(i2s->clk)) + return dev_err_probe(dev, PTR_ERR(i2s->clk), + "failed to get+enable i2s\n"); + i2s->sysclk =3D devm_clk_get_enabled(dev, "mclk"); + if (IS_ERR(i2s->sysclk)) + return dev_err_probe(dev, PTR_ERR(i2s->sysclk), + "failed to get+enable mclk\n"); + + platform_set_drvdata(pdev, i2s); + cv1800b_i2s_setup_tdm(i2s); + + dai =3D devm_kmemdup(dev, &cv1800b_i2s_dai_template, sizeof(*dai), + GFP_KERNEL); + if (!dai) + return -ENOMEM; + + ret =3D devm_snd_soc_register_component(dev, &cv1800b_i2s_component, dai, + 1); + if (ret) + return ret; + + ret =3D devm_snd_dmaengine_pcm_register(dev, &cv1800b_i2s_pcm_config, 0); + if (ret) { + dev_err(dev, "dmaengine_pcm_register failed: %d\n", ret); + return ret; + } + + return 0; +} + +static void cv1800b_i2s_remove(struct platform_device *pdev) +{ + struct cv1800b_i2s *i2s =3D platform_get_drvdata(pdev); + + if (!i2s) + return; + cv1800b_i2s_hw_disable(i2s); +} + +static const struct of_device_id cv1800b_i2s_of_match[] =3D { + { .compatible =3D "sophgo,cv1800b-i2s" }, + { /* sentinel */ } +}; + +MODULE_DEVICE_TABLE(of, cv1800b_i2s_of_match); + +static struct platform_driver cv1800b_i2s_driver =3D { + .probe =3D cv1800b_i2s_probe, + .remove =3D cv1800b_i2s_remove, + .driver =3D { + .name =3D "cv1800b-i2s", + .of_match_table =3D cv1800b_i2s_of_match, + }, +}; +module_platform_driver(cv1800b_i2s_driver); + +MODULE_DESCRIPTION("Sophgo cv1800b I2S/TDM driver"); +MODULE_AUTHOR("Anton D. Stavinsky "); +MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sun Feb 8 15:18:36 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 03B2B46AF3C for ; Tue, 20 Jan 2026 19:06:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935984; cv=none; b=H0ggjX2bCZivJgMx8/p1b1rB/Dp35Q3G5W6sg93rkoxR1raPh4fGNwMLydjrB12mL8wwYPZNYq3hjeXZylOvudqw5M7uK93evbtLDfQc6aDAGjAUD37g7ethJ2ZPARXAVwLRNbdzIlc83dXHHvbxESwa/+G7xHQfFUZQCJt1tj4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935984; c=relaxed/simple; bh=fackHrxNCrfa3xgCHjTAFP66CR9dRJ4J/Fkm/B2DbIE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Obrl8Sh6KCk8jn9ewE+AjwNeknLypXNbdhV2rczkDiP3mq82hsQruJDSZ726wkzZyRWJDRQ8vGFGF0jCqxBttOig8XRY/3BPAYqs9nJk+S58ORXpSwsKbES68Xl80NrfmyVM2i1ePPKibpSMYo437vviiyWgukZsA6hdFoentlg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=KjRQH5wE; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="KjRQH5wE" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-480142406b3so31260865e9.1 for ; Tue, 20 Jan 2026 11:06:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768935980; x=1769540780; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=9GX032ri3Hp5Aag2ArhTas5Y0poDu9fr9e60o7ncMVY=; b=KjRQH5wEMyUK3gGg+IY/yFKP1eaJPqLoTZb4aPrBCNP0Ickdu0775nWfmYiE4hq0pp AMwODCfuhrztHpfcq68Zf809h9yqbtCxo5vvLJN1TlF+HU4hdMIi543ey43raPdDfsBD BlZGKI3EztQoeWArKvQ1Vp5upQd9qjFqp2M43KkkRRJirTe/5/VimHHRJ+6wbp3BrCwm wIksgRmXY1XlA6JumhYz1xnwTqPC1cmrJdOYiSgytsLRsnvJNO7cE3uLTMeLiJZ1mhjx F3RJKsRypIpk29ouf5kvzjBFV68wv0tlgq5j0nk+6FugJA4JEt1Op6R+qnO4A2dFjTvj 1iWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768935980; x=1769540780; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=9GX032ri3Hp5Aag2ArhTas5Y0poDu9fr9e60o7ncMVY=; b=DLNE+y2ECLjVeuuXP59zR4Ikj9Y3SjGRnR3+sq5YRkhmxafYshV5Bzixy6QB8abRgT wgGgesWRHaEs73WJsFVDn3qNpBk0sR3mULLtf0VT1LZCvqfJMLdBfO00KbLmQYBjmGyj bzYBdbHfdQ9/HzFVO0ngHr5j+L5NtHxLs1lroRbxwjGUBB9/2YpB+FDlas7zvatGhwht Ckh1DdOdAyRMGkqrdyWfBdAkqv1OTsbWUoZkIoOJpzig4H9tjhwHcu10SiGCZG+BRIuJ yn/JMhVr0YBonquM3d48hM4BAi1z7MRSat8cr/egZ7DFvcZd4UzgyjlaTsBTkTHpI2oV PhHA== X-Forwarded-Encrypted: i=1; AJvYcCVGefq3niJdIVkb9mmYVOj/LnJYGWL0bRLMxOms75A9yp/QoKB/8lWj4JFxlz6w8bc/0LLTwKRpDpeh3e8=@vger.kernel.org X-Gm-Message-State: AOJu0YwH3s0lJMF2DKm31D6UZwGT/NzMCTblBsMagx7PPdDIUwf410io Yo28CKW8pzm4Umq1sV6/WnADHnlyNQRXOJDlARI1S27NT/D/X/hlBxlqr2hJEaVP X-Gm-Gg: AY/fxX7iDAo6Rqqbz86pNRj/l/I9QySYS4FTPLWJE4Df/uKFNBmfjC+jGFwaepDUfAg G0Beh0auIAYRUgebdQEeBvREKPMpjibixOApTGCRvhMh7ZVvXT8RtPqSUxEq3RkPmo+6JY7qKR/ YXHZj3RsAtBAZF45ZsuY9j7hNT3sctbCcBk8nRjiIcbau4/8qWoDUWGu47+sMur2/0lenOU3fkZ Z/LlVkDRLK9FjWF41VOnZygpBSsmXW9i17FgqyrfS+Kdo3Uyj0QnHeN/SwMYs4vmF4cq4yGltdw X1GFKZw47/Xj9GnL1LmM7Pc4VTNfPitf2Dk8JHWwN88vwygIC84G0bp9z1eqiTCiBdFqPoBnhk0 GncEAM4cZzCToAiHOqbWLSb4K8YqYROIDAQGsv37A4TdGUQysLodSfKY0f4svvvKxI3aBL85i/N WIpWNJhb9ZrWvWsp3sxwj2oobB3ycjvpImpaEkABe3PFUQ X-Received: by 2002:a05:600c:a399:b0:480:1d0b:2d15 with SMTP id 5b1f17b1804b1-4801e345c96mr162137445e9.27.1768935979456; Tue, 20 Jan 2026 11:06:19 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4804244c6cesm2005735e9.0.2026.01.20.11.06.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 11:06:19 -0800 (PST) From: "Anton D. Stavinskii" Date: Tue, 20 Jan 2026 23:06:05 +0400 Subject: [PATCH v4 3/6] ASoC: dt-bindings: sophgo,cv1800b: add ADC/DAC codec Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-cv1800b-i2s-driver-v4-3-6ef787dc6426@gmail.com> References: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> In-Reply-To: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768935966; l=1645; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=fackHrxNCrfa3xgCHjTAFP66CR9dRJ4J/Fkm/B2DbIE=; b=MItEiN4e0HSpxL80NDn0eZTclssaZrsUM/KZNeFCT959G1OEcAPzPf8NwEb3wNWTi6MTxuqRD tECwH9+NBH0B6ZgBODGPQ8GWqs2kcND9D1gq1HJzvYB+JCItPqdJMhA X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= Document the internal ADC and DAC audio codecs integrated in the Sophgo CV1800B SoC. Signed-off-by: Anton D. Stavinskii Reviewed-by: Rob Herring (Arm) --- .../bindings/sound/sophgo,cv1800b-codecs.yaml | 46 ++++++++++++++++++= ++++ 1 file changed, 46 insertions(+) diff --git a/Documentation/devicetree/bindings/sound/sophgo,cv1800b-codecs.= yaml b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-codecs.yaml new file mode 100644 index 000000000000..7293a98e98c5 --- /dev/null +++ b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-codecs.yaml @@ -0,0 +1,46 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/sound/sophgo,cv1800b-codecs.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo CV1800B Internal ADC/DAC Codec + +maintainers: + - Anton D. Stavinskii + +description: + Internal ADC and DAC audio codecs integrated in the Sophgo CV1800B SoC. + Codecs expose a single DAI and are intended to be connected + to an I2S/TDM controller via an ASoC machine driver. + +allOf: + - $ref: dai-common.yaml# + +properties: + compatible: + enum: + - sophgo,cv1800b-sound-adc + - sophgo,cv1800b-sound-dac + + reg: + maxItems: 1 + + "#sound-dai-cells": + const: 0 + +required: + - compatible + - reg + - "#sound-dai-cells" + +unevaluatedProperties: false + +examples: + - | + audio-codec@300a100 { + compatible =3D "sophgo,cv1800b-sound-adc"; + reg =3D <0x0300a100 0x100>; + #sound-dai-cells =3D <0>; + }; +... --=20 2.43.0 From nobody Sun Feb 8 15:18:36 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E71064779A8 for ; Tue, 20 Jan 2026 19:06:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935989; cv=none; b=LiQKbjzdBFqkxCRXgZdkfZFvFxw6KvxwF46WPSTFhLphff5W3Wth0ZCjzK9zAJmaE+0bEvuyoSWMFU6tYFmHtmgHrTlSSnu7HA+TaoHnmoHshd1ubjLo3aUykkuE/sdYa5FviFwUmN51zFJRCLJu07SDXN5Pn+5eY9Y/IBjh19Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935989; c=relaxed/simple; bh=FhxRnJeE+n492blGdhTMJDOvXT2t5M+yRqAueV+wnBE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=sWIirr3purxxloQK/JJ2j8KKlUR3wBafA91n7KLbDz3xRojBvZX4vMp/YriwXL4Pv8gBvvQnyBVK5CM2WvnVke6LjcC1RTArxHQeaFXZlBfNP9LMutuzI7/+KZCkjGOr2N0LsQAFEEo2l0qxXuF5lSHoJ5+BB1G05eNY8+g9ioY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QqO5GRUr; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QqO5GRUr" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-47f5c2283b6so38052205e9.1 for ; Tue, 20 Jan 2026 11:06:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768935983; x=1769540783; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=67n3hQj7YZy5SOWtPvVJYLwDNXmEE9p7Iv/fRjacYhE=; b=QqO5GRUr9KoYJUIWhIxT3F7BT8KwJz8rU+Z/m+2ytoApM6uobQkVGcS56E2rC55S0I XpcLNeEJzHrNwX4ftkkW1V1rDmXgTMwXJt/1FnFtDuQTAyCj7yybwolCdAT0TaRlForK 16WLbEOUXZHCz5k0KJgFBV/0/4P+yHiQAzjXLl3tFElS/2CgaF4zg1inXqD5HjksPO18 EFuLUCuA7sdrEuvZBuEdL69hmYbSwpwwDS/0kMs/f7AqhrDl/P3MUkbdteCXgZisl2bd djKfJhrqjnEROizfOe+HeuEiE05C/BgQMXk7U7Z8Pz8XhdQ1ul8W7SJbK1iJ+APOcYTJ Q8bQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768935983; x=1769540783; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=67n3hQj7YZy5SOWtPvVJYLwDNXmEE9p7Iv/fRjacYhE=; b=qr7LqXn4piX4HFsqxTSysWxxuoqsRRm+Gb1prdt7GX5ZAdgho62vkbPf2KKX2rvyRD CJuAtAdCMb+R0tEJHDqjCR8izkMGPjwyvzSJcddUqbIqvNSnDccftfqwE/g/+F60GiLN XVYtWnYlpOxeuuwg327HQLtJERyxcjr2L3DWNDpI4MBqorEoC+ZNqI84WP7G3xHKj6hL 8mce+JcahpKtcq+MkK7ZB+89OoRttmta+k89+FlZopVfROusufWOHf2rN/l+Szvh3Hh6 Yo4596EAx7wDWJOAWjpHet0/sypIPKIVMQUu9BzcfRbujHTEEAWdkyWcHAmYJS9nYzA/ 5TDQ== X-Forwarded-Encrypted: i=1; AJvYcCVNjfZ6ous68L/NWGtZFxXHWrYeEv/8VaunukKMy1amBSd+4MASZIT47AE5UDBeNidtoKVvTgW0tbmK8+Q=@vger.kernel.org X-Gm-Message-State: AOJu0YxGDooOvUXlDGooE6Fwih5uAIJUgEooSjO9js94swFzvqX+YAfu BzjV0LWqT44JbN6vXRr15hF+hyFUOf7Ws3Bj5uQ8uA/hPdl6I0j73rKJUyFEzdsh X-Gm-Gg: AY/fxX7Qke1aFUixasl4xL9JqHu3T/D45vQrB/DENpXZ7tFKb0U/nt17ijSziifeFBf YcRrbL2E5Ak4HqJyMUMlHMeyr+7kbxeVTEOarPBGeTmdx4XxvKvgtW0rD4itcG6FZO3HUdbYP3R sI620FNz6l3WLcagQHzhyE8Z3msjQsMBaH0lLNnUPRUnoPETOCSnY7DidVCffJAo5/mTw4K6pMl mHA1OWnwWXp1KoQ7Y54JBrXMFiFTF+N356nyBwhFOaAQ/pmGTjNDUMOykyYJ+zy/qC6tDKwfDZo C5pcoi6XInV5L6r0SY3xtcvtIam9MdF5LYnYfvlN8RlknGTSBNfay4dBU8g9bxFYKbYcvkmdyVu iyDc7N3jbWitwUVmMm6VAI69PfdCMG+pOFgc7cmZeTNHtvFHzdG/2STWXuLd6fPDon7y7YaDiT2 b7Ekl7kQZqTXCeIkKoHXf1/VpZ9TYfGSpXGsui5gzvQaj9 X-Received: by 2002:a05:600c:8108:b0:477:7975:30ea with SMTP id 5b1f17b1804b1-4803e7f0d8emr36592245e9.29.1768935982665; Tue, 20 Jan 2026 11:06:22 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4804244c6cesm2005735e9.0.2026.01.20.11.06.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 11:06:22 -0800 (PST) From: "Anton D. Stavinskii" Date: Tue, 20 Jan 2026 23:06:06 +0400 Subject: [PATCH v4 4/6] ASoC: sophgo: add CV1800B internal ADC codec driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-cv1800b-i2s-driver-v4-4-6ef787dc6426@gmail.com> References: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> In-Reply-To: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768935966; l=11247; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=FhxRnJeE+n492blGdhTMJDOvXT2t5M+yRqAueV+wnBE=; b=IYTjtpETuFRBIdeOCi9W8IJWi8QAr9QuoiHSjwJm/GTcnOXHgzVVe9i9lkOOOLLRsQ0EnG0N6 Jde6tGJ3cpoBg4m+h5C4VNYCN6MgkpnrfwERSFZ2cL0nZOu8PBEodhE X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= Codec DAI endpoint for RXADC + basic controls. THe codec have basic volume control. Which is imlemented by lookup table for simplicity. The codec expects set_sysclk callback to adjust internal mclk divider. Signed-off-by: Anton D. Stavinskii --- sound/soc/sophgo/Kconfig | 12 ++ sound/soc/sophgo/Makefile | 1 + sound/soc/sophgo/cv1800b-sound-adc.c | 322 +++++++++++++++++++++++++++++++= ++++ 3 files changed, 335 insertions(+) diff --git a/sound/soc/sophgo/Kconfig b/sound/soc/sophgo/Kconfig index 9495ab49f042..12d1a57ea308 100644 --- a/sound/soc/sophgo/Kconfig +++ b/sound/soc/sophgo/Kconfig @@ -22,4 +22,16 @@ config SND_SOC_CV1800B_TDM To compile the driver as a module, choose M here: the module will be called cv1800b_tdm. =20 +config SND_SOC_CV1800B_ADC_CODEC + tristate "Sophgo CV1800B/SG2002 internal ADC codec" + depends on SND_SOC + help + This driver provides an ASoC codec DAI for capture and basic + control of the RXADC registers. + + Say Y or M to build support for the Sophgo CV1800B + internal analog ADC codec block (RXADC). + The module will be called cv1800b-sound-adc + + endmenu diff --git a/sound/soc/sophgo/Makefile b/sound/soc/sophgo/Makefile index 3f9f1d07227a..c654d6059cbd 100644 --- a/sound/soc/sophgo/Makefile +++ b/sound/soc/sophgo/Makefile @@ -1,3 +1,4 @@ # SPDX-License-Identifier: GPL-2.0 # Sophgo Platform Support obj-$(CONFIG_SND_SOC_CV1800B_TDM) +=3D cv1800b-tdm.o +obj-$(CONFIG_SND_SOC_CV1800B_ADC_CODEC) +=3D cv1800b-sound-adc.o diff --git a/sound/soc/sophgo/cv1800b-sound-adc.c b/sound/soc/sophgo/cv1800= b-sound-adc.c new file mode 100644 index 000000000000..794030b713e9 --- /dev/null +++ b/sound/soc/sophgo/cv1800b-sound-adc.c @@ -0,0 +1,322 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Internal adc codec for cv1800b compatible SoC + * + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define CV1800B_RXADC_WORD_LEN 16 +#define CV1800B_RXADC_CHANNELS 2 + +#define CV1800B_RXADC_CTRL0 0x00 +#define CV1800B_RXADCC_CTRL1 0x04 +#define CV1800B_RXADC_STATUS 0x08 +#define CV1800B_RXADC_CLK 0x0c +#define CV1800B_RXADC_ANA0 0x10 +#define CV1800B_RXADC_ANA1 0x14 +#define CV1800B_RXADC_ANA2 0x18 +#define CV1800B_RXADC_ANA3 0x1c +#define CV1800B_RXADC_ANA4 0x20 + +/* CV1800B_RXADC_CTRL0 */ +#define REG_RXADC_EN GENMASK(0, 0) +#define REG_I2S_TX_EN GENMASK(1, 1) + +/* CV1800B_RXADCC_CTRL1 */ +#define REG_RXADC_CIC_OPT GENMASK(1, 0) +#define REG_RXADC_IGR_INIT GENMASK(8, 8) + +/* CV1800B_RXADC_ANA0 */ +#define REG_GSTEPL_RXPGA GENMASK(12, 0) +#define REG_G6DBL_RXPGA GENMASK(13, 13) +#define REG_GAINL_RXADC GENMASK(15, 14) +#define REG_GSTEPR_RXPGA GENMASK(28, 16) +#define REG_G6DBR_RXPGA GENMASK(29, 29) +#define REG_GAINR_RXADC GENMASK(31, 30) +#define REG_COMB_LEFT_VOLUME GENMASK(15, 0) +#define REG_COMB_RIGHT_VOLUME GENMASK(31, 16) + +/* CV1800B_RXADC_ANA2 */ +#define REG_MUTEL_RXPGA GENMASK(0, 0) +#define REG_MUTER_RXPGA GENMASK(1, 1) + +/* CV1800B_RXADC_CLK */ +#define REG_RXADC_CLK_INV GENMASK(0, 0) +#define REG_RXADC_SCK_DIV GENMASK(15, 8) +#define REG_RXADC_DLYEN GENMASK(23, 16) + +enum decimation_values { + DECIMATION_64 =3D 0, + DECIMATION_128, + DECIMATION_256, + DECIMATION_512, +}; + +static const u32 cv1800b_gains[] =3D { + 0x0001, /* 0dB */ + 0x0002, /* 2dB */ + 0x0004, /* 4dB */ + 0x0008, /* 6dB */ + 0x0010, /* 8dB */ + 0x0020, /* 10dB */ + 0x0040, /* 12dB */ + 0x0080, /* 14dB */ + 0x0100, /* 16dB */ + 0x0200, /* 18dB */ + 0x0400, /* 20dB */ + 0x0800, /* 22dB */ + 0x1000, /* 24dB */ + 0x2400, /* 26dB */ + 0x2800, /* 28dB */ + 0x3000, /* 30dB */ + 0x6400, /* 32dB */ + 0x6800, /* 34dB */ + 0x7000, /* 36dB */ + 0xA400, /* 38dB */ + 0xA800, /* 40dB */ + 0xB000, /* 42dB */ + 0xE400, /* 44dB */ + 0xE800, /* 46dB */ + 0xF000, /* 48dB */ +}; + +struct cv1800b_priv { + void __iomem *regs; + struct device *dev; + unsigned int mclk_rate; +}; + +static int cv1800b_adc_setbclk_div(struct cv1800b_priv *priv, unsigned int= rate) +{ + u32 val; + u32 bclk_div; + u64 tmp; + + if (!priv->mclk_rate || !rate) + return -EINVAL; + + tmp =3D priv->mclk_rate; + tmp /=3D CV1800B_RXADC_WORD_LEN; + tmp /=3D CV1800B_RXADC_CHANNELS; + tmp /=3D rate; + tmp /=3D 2; + + if (!tmp) { + dev_err(priv->dev, "computed BCLK divider is zero\n"); + return -EINVAL; + } + + if (tmp > 256) { + dev_err(priv->dev, "BCLK divider %llu out of range\n", tmp); + return -EINVAL; + } + + bclk_div =3D tmp - 1; + val =3D readl(priv->regs + CV1800B_RXADC_CLK); + val =3D u32_replace_bits(val, bclk_div, REG_RXADC_SCK_DIV); + /* Vendor value for 48kHz, tested on SG2000/SG2002 */ + val =3D u32_replace_bits(val, 0x19, REG_RXADC_DLYEN); + writel(val, priv->regs + CV1800B_RXADC_CLK); + + return 0; +} + +static void cv1800b_adc_enable(struct cv1800b_priv *priv, bool enable) +{ + u32 val; + + val =3D readl(priv->regs + CV1800B_RXADC_CTRL0); + val =3D u32_replace_bits(val, enable, REG_RXADC_EN); + val =3D u32_replace_bits(val, enable, REG_I2S_TX_EN); + writel(val, priv->regs + CV1800B_RXADC_CTRL0); +} + +static unsigned int cv1800b_adc_calc_db(u32 ana0, bool right) +{ + u32 step_mask =3D right ? FIELD_GET(REG_GSTEPR_RXPGA, ana0) : + FIELD_GET(REG_GSTEPL_RXPGA, ana0); + u32 coarse =3D right ? FIELD_GET(REG_GAINR_RXADC, ana0) : + FIELD_GET(REG_GAINL_RXADC, ana0); + bool g6db =3D right ? FIELD_GET(REG_G6DBR_RXPGA, ana0) : + FIELD_GET(REG_G6DBL_RXPGA, ana0); + + u32 step =3D step_mask ? __ffs(step_mask) : 0; + + step =3D min(step, 12U); + coarse =3D min(coarse, 3U); + + return 2 * step + 6 * coarse + (g6db ? 6 : 0); +} + +static int cv1800b_adc_hw_params(struct snd_pcm_substream *substream, + struct snd_pcm_hw_params *params, + struct snd_soc_dai *dai) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + unsigned int rate =3D params_rate(params); + u32 val; + int ret; + + ret =3D cv1800b_adc_setbclk_div(priv, rate); + if (ret) { + dev_err(priv->dev, + "could not set rate, check DT node for fixed clock\n"); + return ret; + } + + /* init adc */ + val =3D readl(priv->regs + CV1800B_RXADCC_CTRL1); + val =3D u32_replace_bits(val, 1, REG_RXADC_IGR_INIT); + val =3D u32_replace_bits(val, DECIMATION_64, REG_RXADC_CIC_OPT); + writel(val, priv->regs + CV1800B_RXADCC_CTRL1); + return 0; +} + +static int cv1800b_adc_dai_trigger(struct snd_pcm_substream *substream, in= t cmd, + struct snd_soc_dai *dai) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + + switch (cmd) { + case SNDRV_PCM_TRIGGER_START: + case SNDRV_PCM_TRIGGER_RESUME: + case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: + cv1800b_adc_enable(priv, true); + break; + case SNDRV_PCM_TRIGGER_STOP: + case SNDRV_PCM_TRIGGER_SUSPEND: + case SNDRV_PCM_TRIGGER_PAUSE_PUSH: + cv1800b_adc_enable(priv, false); + break; + default: + return -EINVAL; + } + + return 0; +} + +static int cv1800b_adc_dai_set_sysclk(struct snd_soc_dai *dai, int clk_id, + unsigned int freq, int dir) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + + priv->mclk_rate =3D freq; + dev_dbg(priv->dev, "mclk is set to %u\n", freq); + return 0; +} + +static const struct snd_soc_dai_ops cv1800b_adc_dai_ops =3D { + .hw_params =3D cv1800b_adc_hw_params, + .set_sysclk =3D cv1800b_adc_dai_set_sysclk, + .trigger =3D cv1800b_adc_dai_trigger, +}; + +static struct snd_soc_dai_driver cv1800b_adc_dai =3D { + .name =3D "adc-hifi", + .capture =3D { .stream_name =3D "ADC Capture", + .channels_min =3D 1, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_48000, + .formats =3D SNDRV_PCM_FMTBIT_S16_LE }, + .ops =3D &cv1800b_adc_dai_ops, +}; + +static int cv1800b_adc_volume_get(struct snd_kcontrol *kcontrol, + struct snd_ctl_elem_value *ucontrol) +{ + struct snd_soc_component *component =3D snd_kcontrol_chip(kcontrol); + struct cv1800b_priv *priv =3D snd_soc_component_get_drvdata(component); + u32 ana0 =3D readl(priv->regs + CV1800B_RXADC_ANA0); + + unsigned int left =3D cv1800b_adc_calc_db(ana0, false); + unsigned int right =3D cv1800b_adc_calc_db(ana0, true); + + ucontrol->value.integer.value[0] =3D min(left / 2, 24U); + ucontrol->value.integer.value[1] =3D min(right / 2, 24U); + return 0; +} + +static int cv1800b_adc_volume_set(struct snd_kcontrol *kcontrol, + struct snd_ctl_elem_value *ucontrol) +{ + struct snd_soc_component *component =3D snd_kcontrol_chip(kcontrol); + struct cv1800b_priv *priv =3D snd_soc_component_get_drvdata(component); + + u32 v_left =3D clamp_t(u32, ucontrol->value.integer.value[0], 0, 24); + u32 v_right =3D clamp_t(u32, ucontrol->value.integer.value[1], 0, 24); + u32 val; + + val =3D readl(priv->regs + CV1800B_RXADC_ANA0); + val =3D u32_replace_bits(val, cv1800b_gains[v_left], + REG_COMB_LEFT_VOLUME); + val =3D u32_replace_bits(val, cv1800b_gains[v_right], + REG_COMB_RIGHT_VOLUME); + writel(val, priv->regs + CV1800B_RXADC_ANA0); + + return 0; +} + +static DECLARE_TLV_DB_SCALE(cv1800b_volume_tlv, 0, 200, 0); + +static const struct snd_kcontrol_new cv1800b_adc_controls[] =3D { + SOC_DOUBLE_EXT_TLV("Internal I2S Capture Volume", SND_SOC_NOPM, 0, 16, 24= , false, + cv1800b_adc_volume_get, cv1800b_adc_volume_set, + cv1800b_volume_tlv), +}; + +static const struct snd_soc_component_driver cv1800b_adc_component =3D { + .name =3D "cv1800b-adc-codec", + .controls =3D cv1800b_adc_controls, + .num_controls =3D ARRAY_SIZE(cv1800b_adc_controls), +}; + +static int cv1800b_adc_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct cv1800b_priv *priv; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev =3D dev; + priv->regs =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->regs)) + return PTR_ERR(priv->regs); + + platform_set_drvdata(pdev, priv); + return devm_snd_soc_register_component(&pdev->dev, + &cv1800b_adc_component, + &cv1800b_adc_dai, 1); +} + +static const struct of_device_id cv1800b_adc_of_match[] =3D { + { .compatible =3D "sophgo,cv1800b-sound-adc" }, + { /* sentinel */ } +}; + +MODULE_DEVICE_TABLE(of, cv1800b_adc_of_match); + +static struct platform_driver cv1800b_adc_driver =3D { + .probe =3D cv1800b_adc_probe, + .driver =3D { + .name =3D "cv1800b-sound-adc", + .of_match_table =3D cv1800b_adc_of_match, + }, +}; + +module_platform_driver(cv1800b_adc_driver); + +MODULE_DESCRIPTION("ADC codec for CV1800B"); +MODULE_AUTHOR("Anton D. Stavinskii "); +MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sun Feb 8 15:18:36 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 61C9446AF3C for ; Tue, 20 Jan 2026 19:06:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935990; cv=none; b=S2J6oP4ydwbOEK0F8FsXt2Tv+tm5a8AB/Lvb2MvhDkW7a9DCbX0pjyBeHjL7ly9CsvIpiHqD5eGrjaDkg1y9M88+4I5/YCuZOh81birxn7ag/sdfydXNd4D2ETDxM1Hlx/bLEVTIpPiU0hIi3kJdqncYta3oFOzj082PJDHVFwE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935990; c=relaxed/simple; bh=8E5W83s8zZhlgtflURC3mkpser20n9zf1XMNgYJpTwc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rbPqfANL2pUV+ThQcNS5IOZvkcTB3rYcBbTbJhaO4ZlWb1OitBC5W0i9Rim5Bagv+hhUEdua2HdedbHNoW+mR9BbcrKW+MjUPXGFPCsM70/p7mFrRD9lYm/thEVcJvOXww75RyWCemCD9DVIx0/PcK0CbA6n1CMubEyNlYyxjS0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=DWMSWBvh; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="DWMSWBvh" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-47d59da3d81so1114505e9.0 for ; Tue, 20 Jan 2026 11:06:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768935986; x=1769540786; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=CTZeNoXj7ciqJdUwytCB4biiCQ0vzYC8/NabwXP8eYU=; b=DWMSWBvh8CZAF2qZs+TakOkyRmSOYU/jRVLlTawOgHvJ9iJvH6oAIJ7Sq4oWeNjHfj xF71bT49xP3dhCSL2OJyxMukslHh/enFBEtsWs1AHtnjmU4zhBfUvgR8RXiLp5U4Duba rAp7QyJZcEPN+vUlfZscP/z87kCyuivihxAz/OjZv1NP/NKTTk64yE2h95dNT9W+zd64 d5XUBvFmb7hUkgRH/jmU4q8Uamy9Z9FY+2B4k5f0dQ8esaZsKmN4lHPll+mUGlbR+dx+ qasFu1yifdB26h7Kv1wgUbApRYzUcvV0mRCGqbzxwuTDt/4L8he/PZXrdJzd57yDbQwZ 0xHg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768935986; x=1769540786; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=CTZeNoXj7ciqJdUwytCB4biiCQ0vzYC8/NabwXP8eYU=; b=A5784t9mf+31WadIYAGzTd9NsWCy8AsUApkmdLpY/zYfLAFxdhkDbYbKccH26K3dFb 5PD2I0A/tH/TqRjb+Cd23Umnz3fQA/Zcuey37Xm99PVOPIz9ahgTHA29sVSZJRHgd444 uAihKjth5ZEfY5NQnh32g0QmnZfs5ammxd2bu8FaSViPAp0XyMy7TpJH1sFLlDG76LZa KFprWIf1Thrtlr/T/1jHSUf2XcNM2jsRE5FSxcHWt7vrQPmXflXQo4CFhGjDxT9cZiSd YjG8GgckgeSbleIvjDzSSQH5vMW79LI6+ep2XyMh4c2d33Zz7+Yq0kdKoGirGJv1mnGd l4gw== X-Forwarded-Encrypted: i=1; AJvYcCXbdx0zUORbGU3VV6F/sBmvpT38YlRrpwEopGGgXJ9ca8cnCgU/63n2sF5ox/jU/DCobgUuv4HRVNzRM6k=@vger.kernel.org X-Gm-Message-State: AOJu0YycXMyr3W7m/rBnHd1BxX+DGTIlHEQXLGODT+f2VD3yIHOTRdjQ K8i9EdIW92np6oZ8qX38ewwxkt2cAtkyFrTl53qDFPPyJZGwkygMX7MMZgIfKJGM X-Gm-Gg: AY/fxX7XLdgeYh9RR8WbZjOr5llD+3NbtXvavXcroZQiirHb/k61k5mz6Jk48e6VGzw 2GZgdeO5AFVw2q3Z9HDsdZxzbXmQTKuosn6/LpdYPVBHJs3KFo5dFlC+6Mn5hXSVpQfj5YPJGUk CTJ53vOtNV0gTCI36+R9KaAX0KMMITfXtw7G3pooClUss5P2oTr+3jEhhER3/rNAL+AcrwiNoq6 ytqlvWLmlQSUNugDx26vz+gQrJjqwZ0lGfmEwf7yL19rS2F/lDND/4K0P/0D8g5bj3gS9nEj335 yLcnhAnSNn6oKAHF3/edZ/KSohCXpE1Q5yAGIvP0gHZ8iB4Ut4Uoh9z8dHkAu8tSaa2Ulkq2Wzt EOkHEAbBC2ZjETsujhwQKWFYyNfhbP/Hcg0Sb8p2k/l5sp3yvQr+wo4d10ICnOCptigZfJPm9Vd /NsXbX5qdq282YtFNEig5gXJh0CXiHc0xs8RL6McgtXmtEJFiEfaGSQvc= X-Received: by 2002:a05:600c:4e89:b0:47e:e38b:a83 with SMTP id 5b1f17b1804b1-47f428ae048mr207099495e9.7.1768935986040; Tue, 20 Jan 2026 11:06:26 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4804244c6cesm2005735e9.0.2026.01.20.11.06.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 11:06:25 -0800 (PST) From: "Anton D. Stavinskii" Date: Tue, 20 Jan 2026 23:06:07 +0400 Subject: [PATCH v4 5/6] ASoC: sophgo: add CV1800B internal DAC codec driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-cv1800b-i2s-driver-v4-5-6ef787dc6426@gmail.com> References: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> In-Reply-To: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768935966; l=7443; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=8E5W83s8zZhlgtflURC3mkpser20n9zf1XMNgYJpTwc=; b=5SXa+MAtOSwv7YCD5OSx/FZfbU/cJTV6VZaWJato1ZDqTKCiWouC+1VTjWMT2wvVJaUxHsqkN Jy4eTqIbgvFA9lnCPCUtynB+HHXpKbS2heJS4xsZa6A1jVfaTOWMPNO X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= Codec DAI endpoint for TXDAC. The codec does only a few things - set up decimation - enable codec and I2S output - ensures the driver doesn't have dac overwrite enabled. (unmute the output) Signed-off-by: Anton D. Stavinskii --- sound/soc/sophgo/Kconfig | 11 +- sound/soc/sophgo/Makefile | 1 + sound/soc/sophgo/cv1800b-sound-dac.c | 204 +++++++++++++++++++++++++++++++= ++++ 3 files changed, 215 insertions(+), 1 deletion(-) diff --git a/sound/soc/sophgo/Kconfig b/sound/soc/sophgo/Kconfig index 12d1a57ea308..e4786f087589 100644 --- a/sound/soc/sophgo/Kconfig +++ b/sound/soc/sophgo/Kconfig @@ -28,10 +28,19 @@ config SND_SOC_CV1800B_ADC_CODEC help This driver provides an ASoC codec DAI for capture and basic control of the RXADC registers. - Say Y or M to build support for the Sophgo CV1800B internal analog ADC codec block (RXADC). The module will be called cv1800b-sound-adc =20 +config SND_SOC_CV1800B_DAC_CODEC + tristate "Sophgo CV1800B/SG2002 internal DAC codec" + depends on SND_SOC + help + This driver provides an ASoC codec DAI for playback and basic + control of the TXDAC registers. + + Say Y or M to build support for the Sophgo CV1800B + internal analog DAC codec block (TXDAC). + The module will be called cv1800b-sound-dac =20 endmenu diff --git a/sound/soc/sophgo/Makefile b/sound/soc/sophgo/Makefile index c654d6059cbd..ec8dd31efddd 100644 --- a/sound/soc/sophgo/Makefile +++ b/sound/soc/sophgo/Makefile @@ -2,3 +2,4 @@ # Sophgo Platform Support obj-$(CONFIG_SND_SOC_CV1800B_TDM) +=3D cv1800b-tdm.o obj-$(CONFIG_SND_SOC_CV1800B_ADC_CODEC) +=3D cv1800b-sound-adc.o +obj-$(CONFIG_SND_SOC_CV1800B_DAC_CODEC) +=3D cv1800b-sound-dac.o diff --git a/sound/soc/sophgo/cv1800b-sound-dac.c b/sound/soc/sophgo/cv1800= b-sound-dac.c new file mode 100644 index 000000000000..ccf386174639 --- /dev/null +++ b/sound/soc/sophgo/cv1800b-sound-dac.c @@ -0,0 +1,204 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Internal DAC codec for cv1800b based CPUs + */ + +#include +#include +#include +#include +#include +#include + +#define CV1800B_TXDAC_CTRL0 0x00 +#define CV1800B_TXDAC_CTRL1 0x04 +#define CV1800B_TXDAC_STATUS 0x08 +#define CV1800B_TXDAC_AFE0 0x0c +#define CV1800B_TXDAC_AFE1 0x10 +#define CV1800B_TXDAC_ANA0 0x20 +#define CV1800B_TXDAC_ANA1 0x24 +#define CV1800B_TXDAC_ANA2 0x28 + +/* cv1800b_TXDAC_CTRL0 */ +#define REG_TXDAC_EN GENMASK(0, 0) +#define REG_I2S_RX_EN GENMASK(1, 1) + +/* cv1800b_TXDAC_CTRL1 */ +#define REG_TXDAC_CIC_OPT GENMASK(1, 0) + +/* cv1800b_TXDAC_AFE0 */ +#define REG_TXDAC_INIT_DLY_CNT GENMASK(5, 0) + +/* cv1800b_TXDAC_ANA2 */ +#define TXDAC_OW_VAL_L_MASK GENMASK(7, 0) +#define TXDAC_OW_VAL_R_MASK GENMASK(15, 8) +#define TXDAC_OW_EN_L_MASK GENMASK(16, 16) +#define TXDAC_OW_EN_R_MASK GENMASK(17, 17) + +struct cv1800b_priv { + void __iomem *regs; + struct device *dev; +}; + +enum decimation_values { + DECIMATION_64 =3D 0, + DECIMATION_128, + DECIMATION_256, + DECIMATION_512, +}; + +static void cv1800b_dac_enable(struct cv1800b_priv *priv, bool enable) +{ + u32 val; + + val =3D readl(priv->regs + CV1800B_TXDAC_CTRL0); + val =3D u32_replace_bits(val, enable, REG_TXDAC_EN); + val =3D u32_replace_bits(val, enable, REG_I2S_RX_EN); + writel(val, priv->regs + CV1800B_TXDAC_CTRL0); +} + +static void cv1800b_dac_mute(struct cv1800b_priv *priv, bool enable) +{ + u32 val; + + val =3D readl(priv->regs + CV1800B_TXDAC_ANA2); + val =3D u32_replace_bits(val, enable, TXDAC_OW_EN_L_MASK); + val =3D u32_replace_bits(val, enable, TXDAC_OW_EN_R_MASK); + writel(val, priv->regs + CV1800B_TXDAC_ANA2); +} + +static int cv1800b_dac_decimation(struct cv1800b_priv *priv, u8 dec) +{ + u32 val; + + if (dec > 3) + return -EINVAL; + + val =3D readl(priv->regs + CV1800B_TXDAC_CTRL1); + val =3D u32_replace_bits(val, dec, REG_TXDAC_CIC_OPT); + writel(val, priv->regs + CV1800B_TXDAC_CTRL1); + return 0; +} + +static int cv1800b_dac_dly(struct cv1800b_priv *priv, u32 dly) +{ + u32 val; + + if (dly > 63) + return -EINVAL; + + val =3D readl(priv->regs + CV1800B_TXDAC_AFE0); + val =3D u32_replace_bits(val, dly, REG_TXDAC_INIT_DLY_CNT); + writel(val, priv->regs + CV1800B_TXDAC_AFE0); + return 0; +} + +static int cv1800b_dac_hw_params(struct snd_pcm_substream *substream, + struct snd_pcm_hw_params *params, + struct snd_soc_dai *dai) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + int ret; + unsigned int rate =3D params_rate(params); + + if (rate !=3D 48000) { + dev_err(priv->dev, "rate %u is not supported\n", rate); + return -EINVAL; + } + + cv1800b_dac_mute(priv, false); + /* minimal decimation for 48kHz is 64*/ + ret =3D cv1800b_dac_decimation(priv, DECIMATION_64); + if (ret) + return ret; + + /* value is taken from vendors driver 48kHz + * tested on sg2000 and sg2002. + */ + ret =3D cv1800b_dac_dly(priv, 0x19); + if (ret) + return ret; + + return 0; +} + +static int cv1800b_dac_dai_trigger(struct snd_pcm_substream *substream, in= t cmd, + struct snd_soc_dai *dai) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + + switch (cmd) { + case SNDRV_PCM_TRIGGER_START: + case SNDRV_PCM_TRIGGER_RESUME: + case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: + cv1800b_dac_enable(priv, true); + break; + case SNDRV_PCM_TRIGGER_STOP: + case SNDRV_PCM_TRIGGER_SUSPEND: + case SNDRV_PCM_TRIGGER_PAUSE_PUSH: + cv1800b_dac_enable(priv, false); + break; + default: + return -EINVAL; + } + + return 0; +} + +static const struct snd_soc_dai_ops cv1800b_dac_dai_ops =3D { + .hw_params =3D cv1800b_dac_hw_params, + .trigger =3D cv1800b_dac_dai_trigger, +}; + +static struct snd_soc_dai_driver cv1800b_dac_dai =3D { + .name =3D "dac-hifi", + .playback =3D { .stream_name =3D "DAC Playback", + .channels_min =3D 2, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_48000, + .formats =3D SNDRV_PCM_FMTBIT_S16_LE }, + .ops =3D &cv1800b_dac_dai_ops, +}; + +static const struct snd_soc_component_driver cv1800b_dac_component =3D { + .name =3D "cv1800b-dac-codec", +}; + +static int cv1800b_dac_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct cv1800b_priv *priv; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev =3D dev; + priv->regs =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->regs)) + return PTR_ERR(priv->regs); + + platform_set_drvdata(pdev, priv); + return devm_snd_soc_register_component(&pdev->dev, + &cv1800b_dac_component, + &cv1800b_dac_dai, 1); +} + +static const struct of_device_id cv1800b_dac_of_match[] =3D { + { .compatible =3D "sophgo,cv1800b-sound-dac" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, cv1800b_dac_of_match); + +static struct platform_driver cv1800b_dac_driver =3D { + .probe =3D cv1800b_dac_probe, + .driver =3D { + .name =3D "cv1800b-dac-codec", + .of_match_table =3D cv1800b_dac_of_match, + }, +}; +module_platform_driver(cv1800b_dac_driver); + +MODULE_DESCRIPTION("DAC codec for CV1800B"); +MODULE_AUTHOR("Anton D. Stavinskii "); +MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sun Feb 8 15:18:36 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F8E5477E4C for ; Tue, 20 Jan 2026 19:06:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935993; cv=none; b=gcbbbgpneyW/yCRVMBvwoZ593fdKpLRTfzP764sPjcJIUBMIV8pdrtBUuwbAMaxrCES/KKBTPmmyE9npS4f3wjjxx0mSsw0d5MLV1+cn4aYJwXoQPz0WjWBYDb1HZnyx4qJ9lnG0PiPb5pvkbmflgz2jnnovek/vQ7aiK8/hKl0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768935993; c=relaxed/simple; bh=X+s12PRGw5dEE4UNo2e5A0PjiGovDts5oKNtEN72P90=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bjY6dyDkXqO+IjDQntmEKasEr8UaervFm3m+2DF/wjPHnS2eZP1P7XDXY8MpqiNGRK8rWmvWXo+4RLvvFC84xTQsP+j1UU+z7SGzPTJ34DtDi744AO80u3yzF3E24Rr1pGCfvX2Anxh0JdVaOm36xNVSoJufhQtwIvO9bggqwQI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=J/6EJjiv; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="J/6EJjiv" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-47ee2715254so27222105e9.3 for ; Tue, 20 Jan 2026 11:06:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768935989; x=1769540789; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XNGQeFUv68F6qppT5//wf2zYpim+0plexrvmi4qsXjc=; b=J/6EJjivU9oRP2J9NUKO8YbG2JuA+13wmy80HcHmIv1qhjQ+QhcL5HXCuSTavoHdvh 8TvlkA1IDKs71tmNfg9a9EkFiFtorq3/tDprYVEwkDGH8fl9QrnTKS+1RnAyvWcOE7Xf 9L1kfbVnEjQ+PKT6oTEhP/ZI0JPommQsgmlfsJOYC43sLpZE4F0LIIPrODBBQdHefdby lWCBllLV4CaCxE8Om2nh0YXOS2TtbRsNBFmb4NcXgblroy+X3atU7biQbxNQGNaiCQZ3 SLq2JH7i3Zmg+gtGtjFkK/eg205juKqKKmriZZ0+Z2v+pVWdBAHARUCOmNjgvhgmXR+g OAlA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768935989; x=1769540789; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=XNGQeFUv68F6qppT5//wf2zYpim+0plexrvmi4qsXjc=; b=AsjTagzHhhLUDZHXt8XL4jRQzUuSepsZ7Y2cIZ6Q5FC8S1Cujg79Mc7Q+lgEMborPS +DJrQGrgwA8jmHNeyXqLcHlkass1ZSUFL59dvWcgh10pPHCTu6T6qhtDhmo1rwTRMH03 6sPLdrZttKyFlxqWtB2ZYbVbQZxJnVWrll5W+eIZzUMt+mRINUeFKa2CBq50DG5SVHci 5v6EYinEjRy35lxyN4fhNXDYKrG6a8jy9QD46Uz+G9yleCjWbaIIG/HeBdjgEgvx/+64 4NbonKuusVIc8CrCq26lKkBFkZnX8jgWoruRz50CmoggAOUfOEVAYpbkEExidL7b/2m5 QjyA== X-Forwarded-Encrypted: i=1; AJvYcCVtnEfn1NOh4NdLsjc6FRe1bRTd5ezHECQrsqnVwixAUy0s33PUmxHLbPcxh0q8ftqK2SepMpxve0cIFD0=@vger.kernel.org X-Gm-Message-State: AOJu0Yy4R00hwXF2vUpol75m7+ylcEJTzxLq6gnC6Bgx1wsI0w/gPvZL J3Oy6b+7rphtPHwW4TFil30aMtpfeAifz3hT5HRXlmbJIKiMpEImDDKFl1osDUGS X-Gm-Gg: AY/fxX4m+ZzRrkUG2PEq7+8HcWb7o6haTMA7PC7Y6cULdQvQf1Kt+5G8+pTqJNanUgq qpeSuNsg+n9DA9B78ZoUUf1dYnxk8feUfIzERkPzPEhZVyas1RsudfDNi1mjyTeOpsS43fYQ/Xp EOs+CGx7taisomCJZNzmvfASnqLeu5nKAmQJlumauSTzXchjKx8/VtLQ7V7yhXMWla3YFn9xzy7 LtJBzU6ZM4XZ7jtexrcrg7k2EEeLvj+kZGZHhi/+Jm5RM3LQpvrV2pEU3B+oqpSv/Wmr8SNOieX FHytH9DEQ8EK3W7kSzCMGFAFna28Rg7KLnDjYEA+1DNcQixkmgDnY9VsDhL3EiVk3tl+DFhTnXx UYf6v4y3QabRls2k+bm7x8LlTsJLHceH3W6NYgOwAoLKnI3QrR9cAG5rPC27wdazp9hB6mcgWDj TdCNMl0uJILLiO8qXAqIkYgR1oTslIn+flIlYUQ+6SzC2t X-Received: by 2002:a05:600c:1c13:b0:480:1dc6:269c with SMTP id 5b1f17b1804b1-4803e8046a7mr37670375e9.37.1768935989139; Tue, 20 Jan 2026 11:06:29 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4804244c6cesm2005735e9.0.2026.01.20.11.06.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 11:06:28 -0800 (PST) From: "Anton D. Stavinskii" Date: Tue, 20 Jan 2026 23:06:08 +0400 Subject: [PATCH v4 6/6] riscv: dts: sophgo: dts nodes for i2s tdm modules Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-cv1800b-i2s-driver-v4-6-6ef787dc6426@gmail.com> References: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> In-Reply-To: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768935966; l=4275; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=X+s12PRGw5dEE4UNo2e5A0PjiGovDts5oKNtEN72P90=; b=Cwq4vdM8lAMNexXf49piuwk9NPj4tlC29MXQjZSSksluPp5PAggrMazkMg2b0Y8QaQtdqFUDc 1DAE12pFXwmCl8OKZPgqfeXsmPUQBgO22kRGdD2kMXHTTkzfheVfobG X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= Introduced I2S nodes and internal dac and adc nodes as well The new header file provided in order to make DMA channel names more readable. Signed-off-by: Anton D. Stavinskii --- arch/riscv/boot/dts/sophgo/cv180x-dmamux.h | 57 ++++++++++++++++++++++++++= ++++ arch/riscv/boot/dts/sophgo/cv180x.dtsi | 55 ++++++++++++++++++++++++++= ++ 2 files changed, 112 insertions(+) diff --git a/arch/riscv/boot/dts/sophgo/cv180x-dmamux.h b/arch/riscv/boot/d= ts/sophgo/cv180x-dmamux.h new file mode 100644 index 000000000000..6314bf6e9dc8 --- /dev/null +++ b/arch/riscv/boot/dts/sophgo/cv180x-dmamux.h @@ -0,0 +1,57 @@ +/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ +/* + * Copyright (C) 2025 Inochi Amaoto + */ + +#ifndef _SOPHGO_CV18XX_DMAMUX +#define _SOPHGO_CV18XX_DMAMUX + +#define DMA_I2S0_RX 0 +#define DMA_I2S0_TX 1 +#define DMA_I2S1_RX 2 +#define DMA_I2S1_TX 3 +#define DMA_I2S2_RX 4 +#define DMA_I2S2_TX 5 +#define DMA_I2S3_RX 6 +#define DMA_I2S3_TX 7 +#define DMA_UART0_RX 8 +#define DMA_UART0_TX 9 +#define DMA_UART1_RX 10 +#define DMA_UART1_TX 11 +#define DMA_UART2_RX 12 +#define DMA_UART2_TX 13 +#define DMA_UART3_RX 14 +#define DMA_UART3_TX 15 +#define DMA_SPI0_RX 16 +#define DMA_SPI0_TX 17 +#define DMA_SPI1_RX 18 +#define DMA_SPI1_TX 19 +#define DMA_SPI2_RX 20 +#define DMA_SPI2_TX 21 +#define DMA_SPI3_RX 22 +#define DMA_SPI3_TX 23 +#define DMA_I2C0_RX 24 +#define DMA_I2C0_TX 25 +#define DMA_I2C1_RX 26 +#define DMA_I2C1_TX 27 +#define DMA_I2C2_RX 28 +#define DMA_I2C2_TX 29 +#define DMA_I2C3_RX 30 +#define DMA_I2C3_TX 31 +#define DMA_I2C4_RX 32 +#define DMA_I2C4_TX 33 +#define DMA_TDM0_RX 34 +#define DMA_TDM0_TX 35 +#define DMA_TDM1_RX 36 +#define DMA_AUDSRC 37 +#define DMA_SPI_NAND 38 +#define DMA_SPI_NOR 39 +#define DMA_UART4_RX 40 +#define DMA_UART4_TX 41 +#define DMA_SPI_NOR1 42 + +#define DMA_CPU_A53 0 +#define DMA_CPU_C906_0 1 +#define DMA_CPU_C906_1 2 + +#endif // _SOPHGO_CV18XX_DMAMUX diff --git a/arch/riscv/boot/dts/sophgo/cv180x.dtsi b/arch/riscv/boot/dts/s= ophgo/cv180x.dtsi index 06b0ce5a2db7..ebe5e8113939 100644 --- a/arch/riscv/boot/dts/sophgo/cv180x.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv180x.dtsi @@ -8,6 +8,7 @@ #include #include #include "cv18xx-reset.h" +#include "cv180x-dmamux.h" =20 / { #address-cells =3D <1>; @@ -448,6 +449,60 @@ usb: usb@4340000 { status =3D "disabled"; }; =20 + i2s0: i2s@4100000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04100000 0x1000>; + clocks =3D <&clk CLK_APB_I2S0>, <&clk CLK_SDMA_AUD0>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux DMA_I2S0_RX 1>, <&dmamux DMA_I2S0_TX 1>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + i2s1: i2s@4110000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04110000 0x1000>; + clocks =3D <&clk CLK_APB_I2S1>, <&clk CLK_SDMA_AUD1>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux DMA_I2S1_RX 1>, <&dmamux DMA_I2S1_TX 1>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + i2s2: i2s@4120000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04120000 0x1000>; + clocks =3D <&clk CLK_APB_I2S2>, <&clk CLK_SDMA_AUD2>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux DMA_I2S2_RX 1>, <&dmamux DMA_I2S2_TX 1>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + i2s3: i2s@4130000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04130000 0x1000>; + clocks =3D <&clk CLK_APB_I2S3>, <&clk CLK_SDMA_AUD3>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux DMA_I2S3_RX 1>, <&dmamux DMA_I2S3_TX 1>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + int_adc: codec@300a100 { + compatible =3D "sophgo,cv1800b-sound-adc"; + #sound-dai-cells =3D <0>; + reg =3D <0x300a100 0x100>; + status =3D "disabled"; + }; + + int_dac: codec@300a000 { + compatible =3D "sophgo,cv1800b-sound-dac"; + #sound-dai-cells =3D <0>; + reg =3D <0x300a000 0x100>; + status =3D "disabled"; + }; + rtc@5025000 { compatible =3D "sophgo,cv1800b-rtc", "syscon"; reg =3D <0x5025000 0x2000>; --=20 2.43.0