From nobody Sun Feb 8 13:17:19 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D4A013BC4CA for ; Mon, 19 Jan 2026 16:30:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840253; cv=none; b=PMvOLOrpp0kpIcgH2rww2FtaIc5C2qP3oAKkyj9N3ZcVO8GDm4ONC1lB8HChFsKMhSwSzxWtp737TxWSjhEHOKiLO8YdFB21cEuGPEOZVSwVoSoodJFHI/tskJJIrXnSsD+sHR0BioLku3hITrD7gw20bDEPcnh+UGGjMZLIABc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840253; c=relaxed/simple; bh=D6/3vLfrvpSmRRqAGiIOVS8ewVjwKf7GH3zoAMxoKHo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ukejeauGiMCJzhzuI5mfYkzHQJnwLtkcbsnrfFAiDoGb76Xsc4AxTLwJoR9yj5L5sRDhxCQsWjekgHXSHQqPRuJiqX798TNHm7TUBLuc6832t69m1c/hyfIrhNsB6Mz3TDv7ZG94vF6Fj3OawEqFUNJuU0zCNF5PtYxdZkvLHzA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=DEfchJe+; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="DEfchJe+" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-4801c1ad878so33346175e9.1 for ; Mon, 19 Jan 2026 08:30:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768840250; x=1769445050; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=MQd+WNzdOao4inqLQiN4ne6FLA8M9wMTcCMhupP8Doc=; b=DEfchJe+dHXrUKT6qlNAkcvoqKmHA968cCrIrrHlXe3bZ6jeA/msCrvYsgLg9Qm8IS eGUdd3rTnNy78ZuBXRxle3HJvIChz5ci37Mu/jiF5joQiwUba6NTyyYNF72VQoW9A4iJ qiZl3YweCK65uAaGYqm3Lp5Ys1JNfxJkVhbuRsRpxc/BCiVytwcxvSfXQXQNit8zfsoD NnjXRlhfSQeM0xsWio4QKvZTXTEjU8kSZE6ayheCaBRqMMPw7vgft6CX98B6dWM2R3fD fHZj2A3IPpLgPOar61ZYusbadEKfc2+PB+M/nQlv53xEXuTmpL9+vy27SjULpbZWolCr JIkQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768840250; x=1769445050; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=MQd+WNzdOao4inqLQiN4ne6FLA8M9wMTcCMhupP8Doc=; b=qREAGHeDomduJ0L44zzfzXksyDwOo2zuLpU2Iw7cN7MSyxSK4SOpCtIZWfGI2/5pIA vPVbx4uJFphXQAJrywT/vdzZflkLf1XBrA1Udz2NtuyswGtWbnUP3QImooIqddhMjdcB PJFi3FXh/LAn+4t0xJ0bAh1r5L3SHa5/ep5o04lczkuheJaq4bGwEWvDy09TvnRHjkPY USt0TZmTPQFhsPktOVkAdFjPE6fkqH7KJm+r+WD5gPLP/Grq7Zed/4MNqzurWlzCKnl7 2wCgHO9ZNMperKGT8dqKOMZtnRCIgTgjUvmFBSyzzPLp9yPw/DHxpJ+mcC+lYt0zKniK 5OUw== X-Forwarded-Encrypted: i=1; AJvYcCXDZmGFRev/Tf8wQkEPtp97BUihsT2Y4/qPuqKcsngHfLDlkwDMqgtFJtHJtTrw7GWSzPzjA/i9lmhPpjY=@vger.kernel.org X-Gm-Message-State: AOJu0YxU2LETNB7vzDoAjqq0uFEhNKBmIzawuRv2uXHk4cWRn644Hm2U tMRF1O1QnSYImrPwJFuiXvCaKE/Rw0XQSkrEvSArJSGbdRqHsLJTHfGf X-Gm-Gg: AY/fxX7gYU8C3CvhJGuSAgppndHZctxPM1rETiQ4KzQY296tpEfkmEsTxDf0C4J+sbX 3Z/OLXoR6TLFI3BvWapctZTMJFlgXGPx3I3AagPmCx/BHbk/KrfsTrIV8kWped5lxvvVFrsVIQ+ xQNwdaZ6vRJrdLPjvCvEXkd+RslaTwIiKJw3qTOqRrifMhazghjfkb+r8IAXfOQGopZyMWCfuyJ pKmDW4F8mp2wt/lpwjUFe0cRPxfZYZqpMU+iObTid0e5GpZ7jEjQ47yK8c7Hzm9WOcpkqwR418y EKmdgCQ24wjZVFOMWbkcaUSzRbCUQACJqhanTzK5ozt2ENe0YGBkaDm8yXIq/KNBBFTLIMvGTx+ fygGpH1q5qURQPOeHpyo43+VoqT1eaQHmPNqWljEtjufdo51PNKHZH+yG9HRiuIDO+EIRGixXCf N8djTDVVR7wSAaPGjxuwkF2R2EbSJVT5tqPfu5OG+86BpJ X-Received: by 2002:a05:600c:4745:b0:47a:80f8:82ab with SMTP id 5b1f17b1804b1-4801e33c17fmr160556445e9.24.1768840249805; Mon, 19 Jan 2026 08:30:49 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4801e879537sm201666795e9.5.2026.01.19.08.30.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Jan 2026 08:30:49 -0800 (PST) From: "Anton D. Stavinskii" Date: Mon, 19 Jan 2026 20:30:42 +0400 Subject: [PATCH v3 1/6] ASoC: dt-bindings: sophgo,cv1800b: add I2S/TDM controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260119-cv1800b-i2s-driver-v3-1-04006f4111d7@gmail.com> References: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> In-Reply-To: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768840243; l=2363; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=D6/3vLfrvpSmRRqAGiIOVS8ewVjwKf7GH3zoAMxoKHo=; b=/bjUfLKwlPnlPfk4DYtxlHgdXcY+lvP5GNMVM9VYSX/tdxAVVMOnsLQRkscxApXqhk58aE6Oc t8x0QPnx4PCCorDSC03hUrqySe6xs7VieWCNdq16mJ1+n/h65X2Z8w7 X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= There are 4 TDM controllers on the SoC. Each controller can receive or transmit data over DMA. The dma it self has 8 channels. Each channel can be connected only to a specific i2s node. But each of dma channel can have multiple purposes so in order to save dma channels the configurations allows to use tx and rx, only rx, only tx or none channels. I2S controller without channels can be useful in configuration where I2S is used as clock source only and doesn't produce any data. Signed-off-by: Anton D. Stavinskii --- .../bindings/sound/sophgo,cv1800b-i2s.yaml | 67 ++++++++++++++++++= ++++ 1 file changed, 67 insertions(+) diff --git a/Documentation/devicetree/bindings/sound/sophgo,cv1800b-i2s.yam= l b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-i2s.yaml new file mode 100644 index 000000000000..e09631308bb6 --- /dev/null +++ b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-i2s.yaml @@ -0,0 +1,67 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/sound/sophgo,cv1800b-i2s.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo CV1800B I2S/TDM controller + +maintainers: + - Anton D. Stavinskii + +description: I2S/TDM controller found in CV1800B / Sophgo SG2002/SG2000 So= Cs. + +allOf: + - $ref: dai-common.yaml# + +properties: + compatible: + const: sophgo,cv1800b-i2s + + reg: + maxItems: 1 + + "#sound-dai-cells": + const: 0 + + clocks: + minItems: 2 + maxItems: 2 + + clock-names: + items: + - const: i2s + - const: mclk + + dmas: + maxItems: 2 + + dma-names: + minItems: 1 + items: + - enum: [rx, tx] + - const: tx + +required: + - compatible + - reg + - clocks + - clock-names + - "#sound-dai-cells" + +unevaluatedProperties: false + +examples: + - | + #include + + i2s@4110000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04110000 0x10000>; + clocks =3D <&clk CLK_APB_I2S1>, <&clk CLK_SDMA_AUD1>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux 2 1>, <&dmamux 3 1>; + dma-names =3D "rx", "tx"; + #sound-dai-cells =3D <0>; + }; +... --=20 2.43.0 From nobody Sun Feb 8 13:17:19 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 729283BF2E0 for ; Mon, 19 Jan 2026 16:30:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840258; cv=none; b=QL4SirR2HJe/+YmWxWIy30WFOzgkCHMKScP6MSqUZa8nqNTvozooHM2ty/9F0l3DAejUxa+tOFALcS/McSzhR/oz2Hv5KrBiihW99DmfRWtXjVXalBHJJsjZUIXubkUbMFz1iLz+JHwx5ahD6Aoef2rJXYT77CG98R/WN/MnBfY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840258; c=relaxed/simple; bh=udlfkmsBLymdOhSe1ApbtAgQSp1TBm4Fyu/EdkfucBM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DxP99eDUuDmnCWRJfWT4gVNdCEirCaCgn7GaecV1Oj54HBMYeZC1WXvMD3G4SwQ5awzwhDqOFU0zBOEpQwa6jfeE47Olh43nguReym6DLcTtEERTt2IxIIR6Dlv9ZA5gL8/M5uu+m7bdZQRMHmJ3XhePyzmOWtTv6mVP7gfq8zA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VnfvIbVZ; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VnfvIbVZ" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-47ee76e8656so51945215e9.0 for ; Mon, 19 Jan 2026 08:30:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768840253; x=1769445053; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=g5Pe5ZeRU0fBHa3Tpv84iYfACXa28e5Eqryp4iXM2+0=; b=VnfvIbVZ2gRIMs4GONSUktMmdNDjIPV9t+3dC5iSGjLE5nOVXl+XOf2Mk88MVPbjeM cm7f2McX4bFHDXLHfg6cSO8Sg5vrEvy4+Wt8u7FrHLHnF0VpAXb8ewiz0zdyBgIqtFGX Pb/DYi7ih+wRdjHKNZO3dwvWd/wCFXEXRMEMIzmjPNI/xkeUAuYhcxOsYbuHr2FsNCrB sYzjwNSkCodvSmYiRc1GzWVtojrO6jk82tdMQO4Ag5ItpiebqG9PiENP7AXjcSCbjrXO PWDVyq3Wq577FBDsotBggGkN1UnjgtP1fFCoFTzPUWcVW5CsdEIpOM/9/BR4digAAssy qqzw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768840253; x=1769445053; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=g5Pe5ZeRU0fBHa3Tpv84iYfACXa28e5Eqryp4iXM2+0=; b=C+MNMi7ldrBsUnhobkbwF9/a92hx3WCjnEaKahYtf9EHmPg/VYqbKBO/ohNZGD10MD xt0ND+iPhOQ/5/9ntuNJElPMT1p1BJd4XeHdhVjAvTz5SHKiulLObzD1em1YCLHmTRIS HsAEdD1xSkhHglh8o6haX04QMmehD1tzTrQfyVXzp8hOgwB+P4mYDcK7+NMfrEtnvjMT ymq7U9u/mXdpCcVV6CvOC1bW7xXqARnUC4FmkW+yzEE+rWfpRy/R1xL/kbJwPp1GYCGo eM4WW66b4H0V0Jro0/fzHfeCtFzfy95/pcUQ9e6LafUih9tKzkHgNgIswjc+Voun5I07 t1Rw== X-Forwarded-Encrypted: i=1; AJvYcCVngsZ/V++dkgsfxg5A08GiM93b+kSmi5R+9QCz2ZAsh59jQ+Hae0Bhk06tDAiEnz8rcde/cUkpBPdFqvw=@vger.kernel.org X-Gm-Message-State: AOJu0YyeVm0aIgMsT+3WzA4s4AOFtI77sY02+64NnGGY6kbU6qu1ZRut 9wDNwxjU72KS7O83XBUhmFjTIlGy+FamkZS6obk/tLgjRrGljZZN+rYo X-Gm-Gg: AY/fxX52FgZ4uYJp69hEdlGTfui2+BcawmzGoUxK7FmnMsVmFdqXUfKdk7eZRiFAI5/ JY50pSUxunW2opIQefqafxFfx1SzUgu2WGlK6Br+L/g+0dtxI4IKT7h7uYv7mzt+v8jHSEWQ19o YWVj78dJYqDu2YKme9MabHSRRaHjBt/REPPuumPu5pPZCGXW+I+/fkXFmxYrFqjwbNM2SFdkvUe D/hTB04VYuvWcXwJIJbKLxQNEazgEndYz9QX/Zok8zDVdmgg4mW7ku97QPDb6fCvkS8IDEGd0Tt 6wmOZbVsfSqNZPMRH+zbTynKzmf+eZGTMNC+toUuL2t1rc8l/iiMSetG4vBou02CdFrEmEYhWcP 5QwBPUkQ7ql5q4KY2TT9EP56iQnHLzTjV8TJSzXLbPsiGpZ4umpFn4MGi9W+HZjG8wZHE3JfZOc JxHs6aNiefGwCWOyqHNLUzFMX1uq6d3Fc+fCiA5FSJwEeD X-Received: by 2002:a05:600c:1394:b0:47d:3ead:7439 with SMTP id 5b1f17b1804b1-4801e358880mr138615165e9.37.1768840253329; Mon, 19 Jan 2026 08:30:53 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4801e879537sm201666795e9.5.2026.01.19.08.30.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Jan 2026 08:30:52 -0800 (PST) From: "Anton D. Stavinskii" Date: Mon, 19 Jan 2026 20:30:43 +0400 Subject: [PATCH v3 2/6] ASoC: sophgo: add CV1800B I2S/TDM controller driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260119-cv1800b-i2s-driver-v3-2-04006f4111d7@gmail.com> References: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> In-Reply-To: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768840243; l=24650; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=udlfkmsBLymdOhSe1ApbtAgQSp1TBm4Fyu/EdkfucBM=; b=mzZxJaaPogx5dno1FCzeBNWzG95KWncgC7XBqByFutBejokpg/ax1MArl0lScWQ5ccyv1UAjz +VmuBq3FUv4CnkBc4lJROh7fTEyS8PwR+l0hZmAJf54IDUMc2FIBzF2 X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= The actual CPU DAI controller. The driver can be used with simple-audio-card. It respects fixed clock configuration from simple-audio-card. The card driver can request direction out, this will be interpreted as mclk out, the clock which can be used in other CPU or codecs. For example I2S3 generates clock for ADC. I2S was tested in S24_32 and S16 dual channel formats. Signed-off-by: Anton D. Stavinskii --- sound/soc/Kconfig | 1 + sound/soc/Makefile | 1 + sound/soc/sophgo/Kconfig | 25 ++ sound/soc/sophgo/Makefile | 3 + sound/soc/sophgo/cv1800b-tdm.c | 716 +++++++++++++++++++++++++++++++++++++= ++++ 5 files changed, 746 insertions(+) diff --git a/sound/soc/Kconfig b/sound/soc/Kconfig index 36e0d443ba0e..edfdcbf734fe 100644 --- a/sound/soc/Kconfig +++ b/sound/soc/Kconfig @@ -127,6 +127,7 @@ source "sound/soc/renesas/Kconfig" source "sound/soc/rockchip/Kconfig" source "sound/soc/samsung/Kconfig" source "sound/soc/sdca/Kconfig" +source "sound/soc/sophgo/Kconfig" source "sound/soc/spacemit/Kconfig" source "sound/soc/spear/Kconfig" source "sound/soc/sprd/Kconfig" diff --git a/sound/soc/Makefile b/sound/soc/Makefile index 8c0480e6484e..21d8406767fc 100644 --- a/sound/soc/Makefile +++ b/sound/soc/Makefile @@ -70,6 +70,7 @@ obj-$(CONFIG_SND_SOC) +=3D rockchip/ obj-$(CONFIG_SND_SOC) +=3D samsung/ obj-$(CONFIG_SND_SOC) +=3D sdca/ obj-$(CONFIG_SND_SOC) +=3D sof/ +obj-$(CONFIG_SND_SOC) +=3D sophgo/ obj-$(CONFIG_SND_SOC) +=3D spacemit/ obj-$(CONFIG_SND_SOC) +=3D spear/ obj-$(CONFIG_SND_SOC) +=3D sprd/ diff --git a/sound/soc/sophgo/Kconfig b/sound/soc/sophgo/Kconfig new file mode 100644 index 000000000000..9495ab49f042 --- /dev/null +++ b/sound/soc/sophgo/Kconfig @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: GPL-2.0-only +# +# SoC audio configuration for cv1800b +# + +menu "Sophgo" + depends on COMPILE_TEST || ARCH_SOPHGO + +config SND_SOC_CV1800B_TDM + tristate "Sophgo CV1800B I2S/TDM support" + depends on SND_SOC && OF + select SND_SOC_GENERIC_DMAENGINE_PCM + help + This option enables the I2S/TDM audio controller found in Sophgo + CV1800B / SG2002 SoCs. The controller supports standard I2S + audio modes for playback and capture. + + The driver integrates with the ASoC framework and uses the DMA + engine for audio data transfer. It is intended to be configured + via Device Tree along with simple-audio-card module. + + To compile the driver as a module, choose M here: the module will + be called cv1800b_tdm. + +endmenu diff --git a/sound/soc/sophgo/Makefile b/sound/soc/sophgo/Makefile new file mode 100644 index 000000000000..3f9f1d07227a --- /dev/null +++ b/sound/soc/sophgo/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0 +# Sophgo Platform Support +obj-$(CONFIG_SND_SOC_CV1800B_TDM) +=3D cv1800b-tdm.o diff --git a/sound/soc/sophgo/cv1800b-tdm.c b/sound/soc/sophgo/cv1800b-tdm.c new file mode 100644 index 000000000000..4cbac8c1160f --- /dev/null +++ b/sound/soc/sophgo/cv1800b-tdm.c @@ -0,0 +1,716 @@ +// SPDX-License-Identifier: GPL-2.0 + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include + +#define TX_FIFO_SIZE (1024) +#define RX_FIFO_SIZE (1024) +#define TX_MAX_BURST (8) +#define RX_MAX_BURST (8) + +#define CV1800B_DEF_FREQ 24576000 +#define CV1800B_DEF_MCLK_FS_RATIO 256 + +/* tdm registers */ +#define CV1800B_BLK_MODE_SETTING 0x000 +#define CV1800B_FRAME_SETTING 0x004 +#define CV1800B_SLOT_SETTING1 0x008 +#define CV1800B_SLOT_SETTING2 0x00C +#define CV1800B_DATA_FORMAT 0x010 +#define CV1800B_BLK_CFG 0x014 +#define CV1800B_I2S_ENABLE 0x018 +#define CV1800B_I2S_RESET 0x01C +#define CV1800B_I2S_INT_EN 0x020 +#define CV1800B_I2S_INT 0x024 +#define CV1800B_FIFO_THRESHOLD 0x028 +#define CV1800B_LRCK_MASTER 0x02C /* special clock only mode */ +#define CV1800B_FIFO_RESET 0x030 +#define CV1800B_RX_STATUS 0x040 +#define CV1800B_TX_STATUS 0x048 +#define CV1800B_CLK_CTRL0 0x060 +#define CV1800B_CLK_CTRL1 0x064 +#define CV1800B_PCM_SYNTH 0x068 +#define CV1800B_RX_RD_PORT 0x080 +#define CV1800B_TX_WR_PORT 0x0C0 + +/* CV1800B_BLK_MODE_SETTING (0x000) */ +#define BLK_TX_MODE_MASK GENMASK(0, 0) +#define BLK_MASTER_MODE_MASK GENMASK(1, 1) +#define BLK_DMA_MODE_MASK GENMASK(7, 7) + +/* CV1800B_CLK_CTRL1 (0x064) */ +#define CLK_MCLK_DIV_MASK GENMASK(15, 0) +#define CLK_BCLK_DIV_MASK GENMASK(31, 16) + +/* CV1800B_CLK_CTRL0 (0x060) */ +#define CLK_AUD_CLK_SEL_MASK GENMASK(0, 0) +#define CLK_BCLK_OUT_CLK_FORCE_EN_MASK GENMASK(6, 6) +#define CLK_MCLK_OUT_EN_MASK GENMASK(7, 7) +#define CLK_AUD_EN_MASK GENMASK(8, 8) + +/* CV1800B_I2S_RESET (0x01C) */ +#define RST_I2S_RESET_RX_MASK GENMASK(0, 0) +#define RST_I2S_RESET_TX_MASK GENMASK(1, 1) + +/* CV1800B_FIFO_RESET (0x030) */ +#define FIFO_RX_RESET_MASK GENMASK(0, 0) +#define FIFO_TX_RESET_MASK GENMASK(16, 16) + +/* CV1800B_I2S_ENABLE (0x018) */ +#define I2S_ENABLE_MASK GENMASK(0, 0) + +/* CV1800B_BLK_CFG (0x014) */ +#define BLK_AUTO_DISABLE_WITH_CH_EN_MASK GENMASK(4, 4) +#define BLK_RX_BLK_CLK_FORCE_EN_MASK GENMASK(8, 8) +#define BLK_RX_FIFO_DMA_CLK_FORCE_EN_MASK GENMASK(9, 9) +#define BLK_TX_BLK_CLK_FORCE_EN_MASK GENMASK(16, 16) +#define BLK_TX_FIFO_DMA_CLK_FORCE_EN_MASK GENMASK(17, 17) + +/* CV1800B_FRAME_SETTING (0x004) */ +#define FRAME_LENGTH_MASK GENMASK(8, 0) +#define FS_ACTIVE_LENGTH_MASK GENMASK(23, 16) + +/* CV1800B_I2S_INT_EN (0x020) */ +#define INT_I2S_INT_EN_MASK GENMASK(8, 8) + +/* CV1800B_SLOT_SETTING2 (0x00C) */ +#define SLOT_EN_MASK GENMASK(15, 0) + +/* CV1800B_LRCK_MASTER (0x02C) */ +#define LRCK_MASTER_ENABLE_MASK GENMASK(0, 0) + +/* CV1800B_DATA_FORMAT (0x010) */ +#define DF_WORD_LENGTH_MASK GENMASK(2, 1) +#define DF_TX_SOURCE_LEFT_ALIGN_MASK GENMASK(6, 6) + +/* CV1800B_FIFO_THRESHOLD (0x028) */ +#define FIFO_RX_THRESHOLD_MASK GENMASK(4, 0) +#define FIFO_TX_THRESHOLD_MASK GENMASK(20, 16) +#define FIFO_TX_HIGH_THRESHOLD_MASK GENMASK(28, 24) + +/* CV1800B_SLOT_SETTING1 (0x008) */ +#define SLOT_NUM_MASK GENMASK(3, 0) +#define SLOT_SIZE_MASK GENMASK(13, 8) +#define DATA_SIZE_MASK GENMASK(20, 16) +#define FB_OFFSET_MASK GENMASK(28, 24) + +enum cv1800b_tdm_word_length { + CV1800B_WORD_LENGTH_8_BIT =3D 0, + CV1800B_WORD_LENGTH_16_BIT =3D 1, + CV1800B_WORD_LENGTH_32_BIT =3D 2, +}; + +struct cv1800b_i2s { + void __iomem *base; + struct clk *clk; + struct clk *sysclk; + struct device *dev; + struct snd_dmaengine_dai_dma_data playback_dma; + struct snd_dmaengine_dai_dma_data capture_dma; + u32 mclk_rate; + bool bclk_ratio_fixed; + u32 bclk_ratio; + +}; + +static void cv1800b_setup_dma_struct(struct cv1800b_i2s *i2s, + phys_addr_t phys_base) +{ + i2s->playback_dma.addr =3D phys_base + CV1800B_TX_WR_PORT; + i2s->playback_dma.addr_width =3D DMA_SLAVE_BUSWIDTH_4_BYTES; + i2s->playback_dma.fifo_size =3D TX_FIFO_SIZE; + i2s->playback_dma.maxburst =3D TX_MAX_BURST; + + i2s->capture_dma.addr =3D phys_base + CV1800B_RX_RD_PORT; + i2s->capture_dma.addr_width =3D DMA_SLAVE_BUSWIDTH_4_BYTES; + i2s->capture_dma.fifo_size =3D RX_FIFO_SIZE; + i2s->capture_dma.maxburst =3D RX_MAX_BURST; +} + +static const struct snd_dmaengine_pcm_config cv1800b_i2s_pcm_config =3D { + .prepare_slave_config =3D snd_dmaengine_pcm_prepare_slave_config, +}; + +static void cv1800b_reset_fifo(struct cv1800b_i2s *i2s) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_FIFO_RESET); + val =3D u32_replace_bits(val, 1, FIFO_RX_RESET_MASK); + val =3D u32_replace_bits(val, 1, FIFO_TX_RESET_MASK); + writel(val, i2s->base + CV1800B_FIFO_RESET); + + usleep_range(10, 20); + + val =3D readl(i2s->base + CV1800B_FIFO_RESET); + val =3D u32_replace_bits(val, 0, FIFO_RX_RESET_MASK); + val =3D u32_replace_bits(val, 0, FIFO_TX_RESET_MASK); + writel(val, i2s->base + CV1800B_FIFO_RESET); +} + +static void cv1800b_reset_i2s(struct cv1800b_i2s *i2s) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_I2S_RESET); + val =3D u32_replace_bits(val, 1, RST_I2S_RESET_RX_MASK); + val =3D u32_replace_bits(val, 1, RST_I2S_RESET_TX_MASK); + writel(val, i2s->base + CV1800B_I2S_RESET); + + usleep_range(10, 20); + + val =3D readl(i2s->base + CV1800B_I2S_RESET); + val =3D u32_replace_bits(val, 0, RST_I2S_RESET_RX_MASK); + val =3D u32_replace_bits(val, 0, RST_I2S_RESET_TX_MASK); + writel(val, i2s->base + CV1800B_I2S_RESET); +} + +static void cv1800b_set_mclk_div(struct cv1800b_i2s *i2s, u32 mclk_div) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_CLK_CTRL1); + val =3D u32_replace_bits(val, mclk_div, CLK_MCLK_DIV_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL1); + dev_dbg(i2s->dev, "mclk_div is set to %u\n", mclk_div); +} + +static void cv1800b_set_tx_mode(struct cv1800b_i2s *i2s, bool is_tx) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_BLK_MODE_SETTING); + val =3D u32_replace_bits(val, is_tx, BLK_TX_MODE_MASK); + writel(val, i2s->base + CV1800B_BLK_MODE_SETTING); + dev_dbg(i2s->dev, "tx_mode is set to %u\n", is_tx); +} + +static int cv1800b_set_bclk_div(struct cv1800b_i2s *i2s, u32 bclk_div) +{ + u32 val; + + if (bclk_div =3D=3D 0 || bclk_div > 0xFFFF) + return -EINVAL; + + val =3D readl(i2s->base + CV1800B_CLK_CTRL1); + val =3D u32_replace_bits(val, bclk_div, CLK_BCLK_DIV_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL1); + dev_dbg(i2s->dev, "bclk_div is set to %u\n", bclk_div); + return 0; +} + +/* set memory width of audio data , reg word_length */ +static int cv1800b_set_word_length(struct cv1800b_i2s *i2s, + unsigned int physical_width) +{ + u8 word_length_val; + u32 val; + + switch (physical_width) { + case 8: + word_length_val =3D CV1800B_WORD_LENGTH_8_BIT; + break; + case 16: + word_length_val =3D CV1800B_WORD_LENGTH_16_BIT; + break; + case 32: + word_length_val =3D CV1800B_WORD_LENGTH_32_BIT; + break; + default: + dev_dbg(i2s->dev, "can't set word_length field\n"); + return -EINVAL; + } + + val =3D readl(i2s->base + CV1800B_DATA_FORMAT); + val =3D u32_replace_bits(val, word_length_val, DF_WORD_LENGTH_MASK); + writel(val, i2s->base + CV1800B_DATA_FORMAT); + return 0; +} + +static void cv1800b_enable_clocks(struct cv1800b_i2s *i2s, bool enabled) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_CLK_CTRL0); + val =3D u32_replace_bits(val, enabled, CLK_AUD_EN_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL0); +} + +static int cv1800b_set_slot_settings(struct cv1800b_i2s *i2s, u32 slots, + u32 physical_width, u32 data_size) +{ + u32 slot_num; + u32 slot_size; + u32 frame_length; + u32 frame_active_length; + u32 val; + + if (!slots || !physical_width || !data_size) { + dev_err(i2s->dev, "frame or slot settings are not valid\n"); + return -EINVAL; + } + if (slots > 16 || physical_width > 64 || data_size > 32) { + dev_err(i2s->dev, "frame or slot settings are not valid\n"); + return -EINVAL; + } + + slot_num =3D slots - 1; + slot_size =3D physical_width - 1; + frame_length =3D (physical_width * slots) - 1; + frame_active_length =3D physical_width - 1; + + if (frame_length > 511 || frame_active_length > 255) { + dev_err(i2s->dev, "frame or slot settings are not valid\n"); + return -EINVAL; + } + + val =3D readl(i2s->base + CV1800B_SLOT_SETTING1); + val =3D u32_replace_bits(val, slot_size, SLOT_SIZE_MASK); + val =3D u32_replace_bits(val, data_size - 1, DATA_SIZE_MASK); + val =3D u32_replace_bits(val, slot_num, SLOT_NUM_MASK); + writel(val, i2s->base + CV1800B_SLOT_SETTING1); + + val =3D readl(i2s->base + CV1800B_FRAME_SETTING); + val =3D u32_replace_bits(val, frame_length, FRAME_LENGTH_MASK); + val =3D u32_replace_bits(val, frame_active_length, FS_ACTIVE_LENGTH_MASK); + writel(val, i2s->base + CV1800B_FRAME_SETTING); + + dev_dbg(i2s->dev, "slot settings num: %u width: %u\n", slots, physical_wi= dth); + return 0; +} + +/* + * calculate mclk_div. + * if requested value is bigger than optimal + * leave mclk_div as 1. cff clock is capable + * to handle it + */ +static int cv1800b_calc_mclk_div(unsigned int target_mclk, u32 *mclk_div) +{ + *mclk_div =3D 1; + + if (target_mclk =3D=3D 0) + return -EINVAL; + + /* optimal parent frequency is close to CV1800B_DEF_FREQ */ + if (target_mclk < CV1800B_DEF_FREQ) { + *mclk_div =3D DIV_ROUND_CLOSEST(CV1800B_DEF_FREQ, target_mclk); + if (!*mclk_div || *mclk_div > 0xFFFF) + return -EINVAL; + } + return 0; +} + +/* + * set CCF clock and divider for this clock + * mclk_clock =3D ccf_clock / mclk_div + */ +static int cv1800b_i2s_set_rate_for_mclk(struct cv1800b_i2s *i2s, + unsigned int target_mclk) +{ + u32 mclk_div =3D 1; + u64 tmp; + int ret; + unsigned long clk_rate; + unsigned long actual; + + ret =3D cv1800b_calc_mclk_div(target_mclk, &mclk_div); + if (ret) { + dev_dbg(i2s->dev, "can't calc mclk_div for freq %u\n", + target_mclk); + return ret; + } + + tmp =3D (u64)target_mclk * mclk_div; + if (tmp > ULONG_MAX) { + dev_err(i2s->dev, "clk_rate overflow: freq=3D%u div=3D%u\n", + target_mclk, mclk_div); + return -ERANGE; + } + + clk_rate =3D (unsigned long)tmp; + + cv1800b_enable_clocks(i2s, false); + + ret =3D clk_set_rate(i2s->sysclk, clk_rate); + if (ret) + return ret; + + actual =3D clk_get_rate(i2s->sysclk); + if (clk_rate !=3D actual) { + dev_err_ratelimited(i2s->dev, + "clk_set_rate failed %lu, actual is %lu\n", + clk_rate, actual); + } + + cv1800b_set_mclk_div(i2s, mclk_div); + cv1800b_enable_clocks(i2s, true); + + return 0; +} + +static int cv1800b_i2s_hw_params(struct snd_pcm_substream *substream, + struct snd_pcm_hw_params *params, + struct snd_soc_dai *dai) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + unsigned int rate =3D params_rate(params); + unsigned int channels =3D params_channels(params); + unsigned int physical_width =3D params_physical_width(params); + int data_width =3D params_width(params); + bool tx_mode =3D (substream->stream =3D=3D SNDRV_PCM_STREAM_PLAYBACK) ? 1= : 0; + int ret; + u32 bclk_div; + u32 bclk_ratio; + u32 mclk_rate; + u32 tmp; + + if (data_width < 0) + return data_width; + + if (!channels || !rate || !physical_width) + return -EINVAL; + + ret =3D cv1800b_set_slot_settings(i2s, channels, physical_width, data_wid= th); + if (ret) + return ret; + + if (i2s->mclk_rate) { + mclk_rate =3D i2s->mclk_rate; + } else { + dev_dbg(i2s->dev, "mclk is not set by machine driver\n"); + ret =3D cv1800b_i2s_set_rate_for_mclk(i2s, + rate * CV1800B_DEF_MCLK_FS_RATIO); + if (ret) + return ret; + mclk_rate =3D rate * CV1800B_DEF_MCLK_FS_RATIO; + } + + bclk_ratio =3D (i2s->bclk_ratio_fixed) ? i2s->bclk_ratio : + (physical_width * channels); + + if (check_mul_overflow(rate, bclk_ratio, &tmp)) + return -EOVERFLOW; + + if (!tmp) + return -EINVAL; + if (mclk_rate % tmp) + dev_warn(i2s->dev, "mclk rate is not aligned to bclk or rate\n"); + + bclk_div =3D DIV_ROUND_CLOSEST(mclk_rate, tmp); + + ret =3D cv1800b_set_bclk_div(i2s, bclk_div); + if (ret) + return ret; + + ret =3D cv1800b_set_word_length(i2s, physical_width); + if (ret) + return ret; + + cv1800b_set_tx_mode(i2s, tx_mode); + + cv1800b_reset_fifo(i2s); + cv1800b_reset_i2s(i2s); + return 0; +} + +static int cv1800b_i2s_trigger(struct snd_pcm_substream *substream, int cm= d, + struct snd_soc_dai *dai) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + u32 val; + + val =3D readl(i2s->base + CV1800B_I2S_ENABLE); + + switch (cmd) { + case SNDRV_PCM_TRIGGER_START: + case SNDRV_PCM_TRIGGER_RESUME: + case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: + val =3D u32_replace_bits(val, 1, I2S_ENABLE_MASK); + break; + + case SNDRV_PCM_TRIGGER_STOP: + case SNDRV_PCM_TRIGGER_SUSPEND: + case SNDRV_PCM_TRIGGER_PAUSE_PUSH: + val =3D u32_replace_bits(val, 0, I2S_ENABLE_MASK); + break; + default: + return -EINVAL; + } + writel(val, i2s->base + CV1800B_I2S_ENABLE); + return 0; +} + +static int cv1800b_i2s_startup(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct snd_soc_pcm_runtime *rtd =3D snd_soc_substream_to_rtd(substream); + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + struct snd_soc_dai_link *dai_link =3D rtd->dai_link; + + dev_dbg(i2s->dev, "%s: dai=3D%s substream=3D%d\n", __func__, dai->name, + substream->stream); + /** + * Ensure DMA is stopped before DAI + * shutdown (prevents DW AXI DMAC stop/busy on next open). + */ + dai_link->trigger_stop =3D SND_SOC_TRIGGER_ORDER_LDC; + return 0; +} + +static int cv1800b_i2s_dai_probe(struct snd_soc_dai *dai) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + + if (!i2s) { + dev_err(dai->dev, "no drvdata in DAI probe\n"); + return -ENODEV; + } + + snd_soc_dai_init_dma_data(dai, &i2s->playback_dma, &i2s->capture_dma); + return 0; +} + +static int cv1800b_i2s_dai_set_fmt(struct snd_soc_dai *dai, unsigned int f= mt) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + u32 val; + u32 master; + + /* only i2s format is supported */ + if ((fmt & SND_SOC_DAIFMT_FORMAT_MASK) !=3D SND_SOC_DAIFMT_I2S) + return -EINVAL; + + switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { + case SND_SOC_DAIFMT_CBP_CFP: + dev_dbg(i2s->dev, "set to master mode\n"); + master =3D 1; + break; + + case SND_SOC_DAIFMT_CBC_CFC: + dev_dbg(i2s->dev, "set to slave mode\n"); + master =3D 0; + break; + default: + return -EINVAL; + } + + val =3D readl(i2s->base + CV1800B_BLK_MODE_SETTING); + val =3D u32_replace_bits(val, master, BLK_MASTER_MODE_MASK); + writel(val, i2s->base + CV1800B_BLK_MODE_SETTING); + return 0; +} + +static int cv1800b_i2s_dai_set_bclk_ratio(struct snd_soc_dai *dai, + unsigned int ratio) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + + if (ratio =3D=3D 0) + return -EINVAL; + i2s->bclk_ratio =3D ratio; + i2s->bclk_ratio_fixed =3D true; + return 0; +} + +static int cv1800b_i2s_dai_set_sysclk(struct snd_soc_dai *dai, int clk_id, + unsigned int freq, int dir) +{ + struct cv1800b_i2s *i2s =3D snd_soc_dai_get_drvdata(dai); + int ret; + u32 val; + bool output_enable =3D (dir =3D=3D SND_SOC_CLOCK_OUT) ? true : false; + + dev_dbg(i2s->dev, "%s called with %u\n", __func__, freq); + ret =3D cv1800b_i2s_set_rate_for_mclk(i2s, freq); + if (ret) + return ret; + + val =3D readl(i2s->base + CV1800B_CLK_CTRL0); + val =3D u32_replace_bits(val, output_enable, CLK_MCLK_OUT_EN_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL0); + + i2s->mclk_rate =3D freq; + return 0; +} + +static const struct snd_soc_dai_ops cv1800b_i2s_dai_ops =3D { + .probe =3D cv1800b_i2s_dai_probe, + .startup =3D cv1800b_i2s_startup, + .hw_params =3D cv1800b_i2s_hw_params, + .trigger =3D cv1800b_i2s_trigger, + .set_fmt =3D cv1800b_i2s_dai_set_fmt, + .set_bclk_ratio =3D cv1800b_i2s_dai_set_bclk_ratio, + .set_sysclk =3D cv1800b_i2s_dai_set_sysclk, +}; + +static const struct snd_soc_dai_driver cv1800b_i2s_dai_template =3D { + .name =3D "cv1800b-i2s", + .playback =3D { + .stream_name =3D "Playback", + .channels_min =3D 1, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_8000_192000, + .formats =3D SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S16_LE, + }, + .capture =3D { + .stream_name =3D "Capture", + .channels_min =3D 1, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_8000_192000, + .formats =3D SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S16_LE, + }, + .ops =3D &cv1800b_i2s_dai_ops, +}; + +static const struct snd_soc_component_driver cv1800b_i2s_component =3D { + .name =3D "cv1800b-i2s", +}; + +static void cv1800b_i2s_hw_disable(struct cv1800b_i2s *i2s) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_I2S_ENABLE); + val =3D u32_replace_bits(val, 0, I2S_ENABLE_MASK); + writel(val, i2s->base + CV1800B_I2S_ENABLE); + + val =3D readl(i2s->base + CV1800B_CLK_CTRL0); + val =3D u32_replace_bits(val, 0, CLK_AUD_EN_MASK); + val =3D u32_replace_bits(val, 0, CLK_MCLK_OUT_EN_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL0); + + val =3D readl(i2s->base + CV1800B_I2S_RESET); + val =3D u32_replace_bits(val, 1, RST_I2S_RESET_RX_MASK); + val =3D u32_replace_bits(val, 1, RST_I2S_RESET_TX_MASK); + writel(val, i2s->base + CV1800B_I2S_RESET); + + val =3D readl(i2s->base + CV1800B_FIFO_RESET); + val =3D u32_replace_bits(val, 1, FIFO_RX_RESET_MASK); + val =3D u32_replace_bits(val, 1, FIFO_TX_RESET_MASK); + writel(val, i2s->base + CV1800B_FIFO_RESET); +} + +static void cv1800b_i2s_setup_tdm(struct cv1800b_i2s *i2s) +{ + u32 val; + + val =3D readl(i2s->base + CV1800B_BLK_MODE_SETTING); + val =3D u32_replace_bits(val, 1, BLK_DMA_MODE_MASK); + writel(val, i2s->base + CV1800B_BLK_MODE_SETTING); + + val =3D readl(i2s->base + CV1800B_CLK_CTRL0); + val =3D u32_replace_bits(val, 0, CLK_AUD_CLK_SEL_MASK); + val =3D u32_replace_bits(val, 0, CLK_MCLK_OUT_EN_MASK); + val =3D u32_replace_bits(val, 0, CLK_AUD_EN_MASK); + writel(val, i2s->base + CV1800B_CLK_CTRL0); + + val =3D readl(i2s->base + CV1800B_FIFO_THRESHOLD); + val =3D u32_replace_bits(val, 4, FIFO_RX_THRESHOLD_MASK); + val =3D u32_replace_bits(val, 4, FIFO_TX_THRESHOLD_MASK); + val =3D u32_replace_bits(val, 4, FIFO_TX_HIGH_THRESHOLD_MASK); + writel(val, i2s->base + CV1800B_FIFO_THRESHOLD); + + val =3D readl(i2s->base + CV1800B_I2S_ENABLE); + val =3D u32_replace_bits(val, 0, I2S_ENABLE_MASK); + writel(val, i2s->base + CV1800B_I2S_ENABLE); +} + +static int cv1800b_i2s_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct cv1800b_i2s *i2s; + struct resource *res; + void __iomem *regs; + struct snd_soc_dai_driver *dai; + int ret; + + i2s =3D devm_kzalloc(dev, sizeof(*i2s), GFP_KERNEL); + if (!i2s) + return -ENOMEM; + + regs =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(regs)) + return PTR_ERR(regs); + i2s->dev =3D &pdev->dev; + i2s->base =3D regs; + + res =3D platform_get_resource(pdev, IORESOURCE_MEM, 0); + if (!res) + return -ENODEV; + cv1800b_setup_dma_struct(i2s, res->start); + + i2s->clk =3D devm_clk_get_enabled(dev, "i2s"); + if (IS_ERR(i2s->clk)) + return dev_err_probe(dev, PTR_ERR(i2s->clk), + "failed to get+enable i2s\n"); + i2s->sysclk =3D devm_clk_get_enabled(dev, "mclk"); + if (IS_ERR(i2s->sysclk)) + return dev_err_probe(dev, PTR_ERR(i2s->sysclk), + "failed to get+enable mclk\n"); + + platform_set_drvdata(pdev, i2s); + cv1800b_i2s_setup_tdm(i2s); + + dai =3D devm_kmemdup(dev, &cv1800b_i2s_dai_template, sizeof(*dai), + GFP_KERNEL); + if (!dai) + return -ENOMEM; + + ret =3D devm_snd_soc_register_component(dev, &cv1800b_i2s_component, dai, + 1); + if (ret) + return ret; + + ret =3D devm_snd_dmaengine_pcm_register(dev, &cv1800b_i2s_pcm_config, 0); + if (ret) { + dev_err(dev, "dmaengine_pcm_register failed: %d\n", ret); + return ret; + } + + return 0; +} + +static void cv1800b_i2s_remove(struct platform_device *pdev) +{ + struct cv1800b_i2s *i2s =3D platform_get_drvdata(pdev); + + if (!i2s) + return; + cv1800b_i2s_hw_disable(i2s); +} + +static const struct of_device_id cv1800b_i2s_of_match[] =3D { + { .compatible =3D "sophgo,cv1800b-i2s" }, + { /* sentinel */ } +}; + +MODULE_DEVICE_TABLE(of, cv1800b_i2s_of_match); + +static struct platform_driver cv1800b_i2s_driver =3D { + .probe =3D cv1800b_i2s_probe, + .remove =3D cv1800b_i2s_remove, + .driver =3D { + .name =3D "cv1800b-i2s", + .of_match_table =3D cv1800b_i2s_of_match, + }, +}; +module_platform_driver(cv1800b_i2s_driver); + +MODULE_DESCRIPTION("Sophgo cv1800b I2S/TDM driver"); +MODULE_AUTHOR("Anton D. Stavinsky "); +MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sun Feb 8 13:17:19 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A24A43C0090 for ; Mon, 19 Jan 2026 16:30:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840260; cv=none; b=p/Gldx9dzjkxUDH/i/XiiT12EZ2b4Wmrednx8OPhgGW/oQTG5r3LPrIgMOKeWY7oeLfEU/cr+AIkEfJwBTKKwOaG8QCCSwjU6dnb69/XZCJBkqyzwuQkbOUPrGTCkHDfmRBVKNqhfK9htTurRLHU/97F0T41TqB5ZgV+QSNeXdE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840260; c=relaxed/simple; bh=Uu914q6UODLItA3vvK5l88VgJwM32DdfsJmtfwi/rkw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=htQauci3iFfuR5L7r1cCTi0AkQZJL2Vt5CJyOKKtFDFDsaDeVbBKGjQqog5qCZhYYJfQBcRq97phrtfZSc63n//X1/6YXNJlAW8/Q2vRHrN6gGwfUf5D0/j8/Xc7dSuibrjp/+08LhiFCLOKO/6neMKUFUXTTKx13xLvvEs6aLo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=f3th6RTD; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="f3th6RTD" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-42fb0fc5aa9so2520425f8f.1 for ; Mon, 19 Jan 2026 08:30:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768840257; x=1769445057; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=dO/w705OwMsU88LoVwjVUON1I4DFKZluQtaxNiuxS18=; b=f3th6RTDG/djVtwPwJxIvfdGpcKfm8+fDHbbQVK65SEcqnuf7oZYucHrzi1oo2WSmp WHKnmPCpn0lqVVrhuGz4vqIxZTA+F4lwb6PSqp5k8RieMjBBR/28qilcoEAa6RQ84aDN 2xz8/LPc0gjYMpfIyZ2+dRBDF6dhF51tvkz3VNC1Y+k/saZUKpRJYMnvqHVTWEtzH6sg Vlpq9cWTaarja9frRfPvIpWGJOfkvPLNGQmi/JkK9ebnoUWjMX+w6L+Qlm4ggccLLLKi yizt1E+cGtKXmA6TEyp/bti0XRWKQ0JQ7MAkb0dWl1LVBQr+aY04qAcZcFmaITEJe8qt sTAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768840257; x=1769445057; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=dO/w705OwMsU88LoVwjVUON1I4DFKZluQtaxNiuxS18=; b=VBLPYJvL96cpXVEgPq0VcZ5Nu+XVVDQv9+lFKTYlugrKaPdcHtZkQ2IM1agkUC7bzu Alm1egIuaMedJkItZcI41eftu87kJPnNX44A1aVZEmU9XYmZ8v+fvy9bg7AyRPzO+YJo +Ij3NT+m7wnjEKDnu4JuQpaNxFwEGTX+iQGnlPbh/EtFCookyB+UyDtjF64P6hgiK/Du hBWGxDKpt9wXSZmK9PhcGvsR5vB7/0xQKw4X9wno+lki6jRK4tG+FD3iUQ/S1JJBFchQ f2pyp6Oqqfojr3Laf9Po3mgLDvPtDtKF3lkTxSeTVL3xwP1LxWMwWskHBe7Kq9A79kIr DHpg== X-Forwarded-Encrypted: i=1; AJvYcCV3hOyyhl83F9apJFOjHusi67vffdSbKvj2SC3MswhcjIRWImcNGQSfbi9RqctUFjBixomQCuY5AvSQ/N4=@vger.kernel.org X-Gm-Message-State: AOJu0YxTJXslAHXnKVXQ/Kh/FJhvLZSZe6nXlZdjXtf3agia5vFe6LGk 0QNdyq08NEUeoxrNFgEygpCrbjGCdUStH6KFhq2AhO3FFYm//n8wBFAT X-Gm-Gg: AY/fxX6P6veB2HrRMxc4rY5RowmAIJcl6W9it/f312TxXmNJGJLzYV1gExhss7Mnvdg 7UoZGfMR6q4u+4Fj7up1qC4FvFl2Ss5DbNyovhW9JXfndvSsRq1rAZKIcmEIa/EIMaaZowLwUGw tltX8Me0OFASV6+20J0VvcuSm72xFkfpPBG/klc/fyX2BWrBbeYVYB9FdZKXOdXYWB6ycbZi3oE hAyS1TZPTmUzcmkWaeU/5Z5T8sxwmqzAQC4p9Hb67HxwB0BZd7rNgRhCZht32FHkjGR7hLoiWjt liIT6sCx59SNymGSjB7ntb6CV9nh+fZIDsIpoTlhle8CI5iTXwld0gk7Yi6aH1aEaTUm0NKWKTx o1d1NxQgz1kRAXPEdRQa3tMtZ8/muphwASUC/D6X2HYn6k8qphFzLLCDjp9cZaUNaZ3U8MFJ4TM Ha23dYluRKnd6d3n+FKYGEB4DySg7rDPy6geDTMPTgsNOt X-Received: by 2002:a05:600c:548a:b0:475:dd8d:2f52 with SMTP id 5b1f17b1804b1-4801eb12369mr140158025e9.32.1768840256778; Mon, 19 Jan 2026 08:30:56 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4801e879537sm201666795e9.5.2026.01.19.08.30.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Jan 2026 08:30:56 -0800 (PST) From: "Anton D. Stavinskii" Date: Mon, 19 Jan 2026 20:30:44 +0400 Subject: [PATCH v3 3/6] dt-bindings: codecs: sophgo,cv1800b: codecs: add ADC/DAC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260119-cv1800b-i2s-driver-v3-3-04006f4111d7@gmail.com> References: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> In-Reply-To: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768840243; l=3011; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=Uu914q6UODLItA3vvK5l88VgJwM32DdfsJmtfwi/rkw=; b=nqI8ujgfXvOhrkF22+SO+FuPdj0nXLzd7iSHNw/zYATKuwEIQGxLxETgbdJ6NdnCicyO5vUUa U9BiyYztgEqApft9pm9i+stRZcA7NDW5Id/dBr2XFP185F3gMq6otZT X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= Document the internal ADC and DAC audio codecs integrated in the Sophgo CV1800B SoC. Signed-off-by: Anton D. Stavinskii --- .../bindings/sound/sophgo,cv1800b-sound-adc.yaml | 43 ++++++++++++++++++= ++++ .../bindings/sound/sophgo,cv1800b-sound-dac.yaml | 43 ++++++++++++++++++= ++++ 2 files changed, 86 insertions(+) diff --git a/Documentation/devicetree/bindings/sound/sophgo,cv1800b-sound-a= dc.yaml b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-sound-adc.= yaml new file mode 100644 index 000000000000..d3b7e92f9758 --- /dev/null +++ b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-sound-adc.yaml @@ -0,0 +1,43 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/sound/sophgo,cv1800b-sound-adc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo CV1800B Internal ADC Codec + +maintainers: + - Anton D. Stavinskii + +description: Internal ADC audio codec integrated in the Sophgo CV1800B SoC. + The codec exposes a single DAI and is intended to be connected + to an I2S/TDM controller via an ASoC machine driver. + +allOf: + - $ref: dai-common.yaml# + +properties: + compatible: + const: sophgo,cv1800b-sound-adc + + reg: + maxItems: 1 + + "#sound-dai-cells": + const: 0 + +required: + - compatible + - reg + - "#sound-dai-cells" + +unevaluatedProperties: false + +examples: + - | + audio-codec@300a100 { + compatible =3D "sophgo,cv1800b-sound-adc"; + reg =3D <0x0300a100 0x100>; + #sound-dai-cells =3D <0>; + }; +... diff --git a/Documentation/devicetree/bindings/sound/sophgo,cv1800b-sound-d= ac.yaml b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-sound-dac.= yaml new file mode 100644 index 000000000000..8457bddcea92 --- /dev/null +++ b/Documentation/devicetree/bindings/sound/sophgo,cv1800b-sound-dac.yaml @@ -0,0 +1,43 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/sound/sophgo,cv1800b-sound-dac.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo CV1800B internal DAC audio codec + +maintainers: + - Anton D. Stavinskii + +allOf: + - $ref: dai-common.yaml# + +description: Internal DAC audio codec integrated in the Sophgo CV1800B SoC. + The codec exposes a single playback DAI and is intended to be connected = to an + I2S/TDM controller via an ASoC machine driver. + +properties: + compatible: + const: sophgo,cv1800b-sound-dac + + reg: + maxItems: 1 + + "#sound-dai-cells": + const: 0 + +required: + - compatible + - reg + - "#sound-dai-cells" + +unevaluatedProperties: false + +examples: + - | + audio-codec@300A000 { + compatible =3D "sophgo,cv1800b-sound-dac"; + #sound-dai-cells =3D <0>; + reg =3D <0x0300A000 0x100>; + }; +... --=20 2.43.0 From nobody Sun Feb 8 13:17:19 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 17E8430C378 for ; Mon, 19 Jan 2026 16:31:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840264; cv=none; b=LBbZ/D6fIPmQVNvegJo2mf7bEpXewplTkx6TxO4CJa3/nsL3GBKoE737d8MRdIv061P5on1oUkgNTW/Nx97xc55lvqkerL0Pt50TZaDlCzqHiY40XcaCvcV5NB8ZcR8//yhnO3alUvZEoEGqZ3NF47NiCKwFzd6Gbmfkk6aMH54= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840264; c=relaxed/simple; bh=FhxRnJeE+n492blGdhTMJDOvXT2t5M+yRqAueV+wnBE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=cL6qJuN89Qedqm1rcRyRuoTnIb5DQCK3ISprVKTeB5f9CUo4eo0SdEq8+qxiM2TYcg9nDWskDVmowSzqmMDVJWGzaR4rrcaoo1/n8lpBJR0cWRJTDQpR9jhUqXT7WFN9cmjEP8DzTWH7T1Djowp+aOGqBHHGEO3bHBjs94hPrb8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hZYzMpHF; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hZYzMpHF" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-47edd9024b1so27453105e9.3 for ; Mon, 19 Jan 2026 08:31:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768840260; x=1769445060; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=67n3hQj7YZy5SOWtPvVJYLwDNXmEE9p7Iv/fRjacYhE=; b=hZYzMpHFFfGcTzU+yA64Zyp88T/zsLltZnELAPK/s9IcfghHTfGRJGfzgbe6/MtTE3 dMmSqIxbjaydBPss6X0wQQNTP8JZO/v+cxZyMYrQE66VyhvYO4ltyDtJ6ZHtp3kXcK4a nZaEIMGdLZYAAyilli6Rm7ABh0siZp0pVGwf+ji3ON3E0vlHXVLe1j6QWuKU1R8KVbPt kXoIX/t3RbnsTjtLmkUSl/Thn5QKc1FsiYQthbzHy0yoQUrY/JkJzdWraEcEnV6oGhTQ AuU7myGSIptXi1Sr7WLCJG0mdtUudY2DGGSgic1Vcun7H5Iff2xQk9h2S58H9xTK5Ad/ KzDg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768840260; x=1769445060; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=67n3hQj7YZy5SOWtPvVJYLwDNXmEE9p7Iv/fRjacYhE=; b=sCxgiqXZZpl1ZPxxBXJ55sV0zIw22hC3HV3b+O1jxVdngK2guwgT/evixbTzLozWK/ w3vk4STCddAErWuvWkV+dETOY760l5/kuDGXKVIbVki7GwaA03tnFwH44oPH8gyOn1Rz IsdM/GBF2YUjNuln/AxqpyUthzZdQlk6i7z0k5+MlUx+cLad9XOGbfO9pfxk01qZGuQn LZiXz++ZWGYqjSbo/87E/s/hYIzY7r02uKYh7fgaV0LMdz4OtrWA7S7zpN2eC35TKGy5 AXxokcI5FrGhU5FLQTLENH7dC+weRhxJOd7eHIRH3aM1T1ZCMwEQdzk8mbmCiGHEKmwi TL7Q== X-Forwarded-Encrypted: i=1; AJvYcCUu8Bb342mueat3g88xnnHy1gey2QRykUCc0FtUKehiQetAY4zWhzmyFQ+WUdOeAWkbZBRVTtjQQic9k0I=@vger.kernel.org X-Gm-Message-State: AOJu0YyU3LPB5aY/QxbEDx5OnMZwzXDADdw/qAqIGNGV3rsi4W9HOJuE 1Tv1s/T5q0gKMMkMvzICodpz1gtyTC2V945TcX2V/x1/n/yffjOXSWmx X-Gm-Gg: AY/fxX6nZFQO4mq8F/bxwxENicY15vA3TSKs9uz9gTvccBNB0PKBkE9dRMZTrxfoVfc 26z2X8cCmQtLnnw59PiusPb2C7/zZx61wWDTNlKqo4qmcUB4OkqGAMaxpYH6KAkk2uiNZANGjYq Eq80zq/ZK1yJdWSIyMN6oAtOWRxA8NwKvFDPPmBQPUodlQ92ScbxAnHR5ZyKT7o4h9Isl47yE7u Nc9G9DcVO1q2/lieWTYNkYViMo2/57AqVo+dMjjQaUVhdS9qnbxcw4ruPPNhHzJqcS8I2FYPNtt ro6cabXuZMQq3Lse8ci70AgLRc/wKC5D6StGrLvSn0yqXVYX5ezQUjZEYh/tv+YO1RdD6LXYhWv ufV7aOBZK/snE+ChbmXWCJ/BP4pxBNHpZTNeE272B6MqVrGAq822pLFFJVQ6vnLi5irC5tC2Q0W sXcMm4MivbOoy9ikh7TTz/XJSZ8EuSpBCpG1gtCvE+mKNj X-Received: by 2002:a05:600c:870c:b0:47d:25ac:3a94 with SMTP id 5b1f17b1804b1-4801eb092demr155865715e9.17.1768840260071; Mon, 19 Jan 2026 08:31:00 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4801e879537sm201666795e9.5.2026.01.19.08.30.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Jan 2026 08:30:59 -0800 (PST) From: "Anton D. Stavinskii" Date: Mon, 19 Jan 2026 20:30:45 +0400 Subject: [PATCH v3 4/6] ASoC: sophgo: add CV1800B internal ADC codec driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260119-cv1800b-i2s-driver-v3-4-04006f4111d7@gmail.com> References: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> In-Reply-To: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768840243; l=11247; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=FhxRnJeE+n492blGdhTMJDOvXT2t5M+yRqAueV+wnBE=; b=rlorVl7lp7truTnHwuiw4wwPmmRrcQE2E0O+s4VLbfASsmz+Mfa7saIE+5+n/QJlcZYkEa30m ZAif8FFntDhAw/YdmBcPole/fQUWmn/P7dmiUWahPxLHWApVc6lpYGT X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= Codec DAI endpoint for RXADC + basic controls. THe codec have basic volume control. Which is imlemented by lookup table for simplicity. The codec expects set_sysclk callback to adjust internal mclk divider. Signed-off-by: Anton D. Stavinskii --- sound/soc/sophgo/Kconfig | 12 ++ sound/soc/sophgo/Makefile | 1 + sound/soc/sophgo/cv1800b-sound-adc.c | 322 +++++++++++++++++++++++++++++++= ++++ 3 files changed, 335 insertions(+) diff --git a/sound/soc/sophgo/Kconfig b/sound/soc/sophgo/Kconfig index 9495ab49f042..12d1a57ea308 100644 --- a/sound/soc/sophgo/Kconfig +++ b/sound/soc/sophgo/Kconfig @@ -22,4 +22,16 @@ config SND_SOC_CV1800B_TDM To compile the driver as a module, choose M here: the module will be called cv1800b_tdm. =20 +config SND_SOC_CV1800B_ADC_CODEC + tristate "Sophgo CV1800B/SG2002 internal ADC codec" + depends on SND_SOC + help + This driver provides an ASoC codec DAI for capture and basic + control of the RXADC registers. + + Say Y or M to build support for the Sophgo CV1800B + internal analog ADC codec block (RXADC). + The module will be called cv1800b-sound-adc + + endmenu diff --git a/sound/soc/sophgo/Makefile b/sound/soc/sophgo/Makefile index 3f9f1d07227a..c654d6059cbd 100644 --- a/sound/soc/sophgo/Makefile +++ b/sound/soc/sophgo/Makefile @@ -1,3 +1,4 @@ # SPDX-License-Identifier: GPL-2.0 # Sophgo Platform Support obj-$(CONFIG_SND_SOC_CV1800B_TDM) +=3D cv1800b-tdm.o +obj-$(CONFIG_SND_SOC_CV1800B_ADC_CODEC) +=3D cv1800b-sound-adc.o diff --git a/sound/soc/sophgo/cv1800b-sound-adc.c b/sound/soc/sophgo/cv1800= b-sound-adc.c new file mode 100644 index 000000000000..794030b713e9 --- /dev/null +++ b/sound/soc/sophgo/cv1800b-sound-adc.c @@ -0,0 +1,322 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Internal adc codec for cv1800b compatible SoC + * + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define CV1800B_RXADC_WORD_LEN 16 +#define CV1800B_RXADC_CHANNELS 2 + +#define CV1800B_RXADC_CTRL0 0x00 +#define CV1800B_RXADCC_CTRL1 0x04 +#define CV1800B_RXADC_STATUS 0x08 +#define CV1800B_RXADC_CLK 0x0c +#define CV1800B_RXADC_ANA0 0x10 +#define CV1800B_RXADC_ANA1 0x14 +#define CV1800B_RXADC_ANA2 0x18 +#define CV1800B_RXADC_ANA3 0x1c +#define CV1800B_RXADC_ANA4 0x20 + +/* CV1800B_RXADC_CTRL0 */ +#define REG_RXADC_EN GENMASK(0, 0) +#define REG_I2S_TX_EN GENMASK(1, 1) + +/* CV1800B_RXADCC_CTRL1 */ +#define REG_RXADC_CIC_OPT GENMASK(1, 0) +#define REG_RXADC_IGR_INIT GENMASK(8, 8) + +/* CV1800B_RXADC_ANA0 */ +#define REG_GSTEPL_RXPGA GENMASK(12, 0) +#define REG_G6DBL_RXPGA GENMASK(13, 13) +#define REG_GAINL_RXADC GENMASK(15, 14) +#define REG_GSTEPR_RXPGA GENMASK(28, 16) +#define REG_G6DBR_RXPGA GENMASK(29, 29) +#define REG_GAINR_RXADC GENMASK(31, 30) +#define REG_COMB_LEFT_VOLUME GENMASK(15, 0) +#define REG_COMB_RIGHT_VOLUME GENMASK(31, 16) + +/* CV1800B_RXADC_ANA2 */ +#define REG_MUTEL_RXPGA GENMASK(0, 0) +#define REG_MUTER_RXPGA GENMASK(1, 1) + +/* CV1800B_RXADC_CLK */ +#define REG_RXADC_CLK_INV GENMASK(0, 0) +#define REG_RXADC_SCK_DIV GENMASK(15, 8) +#define REG_RXADC_DLYEN GENMASK(23, 16) + +enum decimation_values { + DECIMATION_64 =3D 0, + DECIMATION_128, + DECIMATION_256, + DECIMATION_512, +}; + +static const u32 cv1800b_gains[] =3D { + 0x0001, /* 0dB */ + 0x0002, /* 2dB */ + 0x0004, /* 4dB */ + 0x0008, /* 6dB */ + 0x0010, /* 8dB */ + 0x0020, /* 10dB */ + 0x0040, /* 12dB */ + 0x0080, /* 14dB */ + 0x0100, /* 16dB */ + 0x0200, /* 18dB */ + 0x0400, /* 20dB */ + 0x0800, /* 22dB */ + 0x1000, /* 24dB */ + 0x2400, /* 26dB */ + 0x2800, /* 28dB */ + 0x3000, /* 30dB */ + 0x6400, /* 32dB */ + 0x6800, /* 34dB */ + 0x7000, /* 36dB */ + 0xA400, /* 38dB */ + 0xA800, /* 40dB */ + 0xB000, /* 42dB */ + 0xE400, /* 44dB */ + 0xE800, /* 46dB */ + 0xF000, /* 48dB */ +}; + +struct cv1800b_priv { + void __iomem *regs; + struct device *dev; + unsigned int mclk_rate; +}; + +static int cv1800b_adc_setbclk_div(struct cv1800b_priv *priv, unsigned int= rate) +{ + u32 val; + u32 bclk_div; + u64 tmp; + + if (!priv->mclk_rate || !rate) + return -EINVAL; + + tmp =3D priv->mclk_rate; + tmp /=3D CV1800B_RXADC_WORD_LEN; + tmp /=3D CV1800B_RXADC_CHANNELS; + tmp /=3D rate; + tmp /=3D 2; + + if (!tmp) { + dev_err(priv->dev, "computed BCLK divider is zero\n"); + return -EINVAL; + } + + if (tmp > 256) { + dev_err(priv->dev, "BCLK divider %llu out of range\n", tmp); + return -EINVAL; + } + + bclk_div =3D tmp - 1; + val =3D readl(priv->regs + CV1800B_RXADC_CLK); + val =3D u32_replace_bits(val, bclk_div, REG_RXADC_SCK_DIV); + /* Vendor value for 48kHz, tested on SG2000/SG2002 */ + val =3D u32_replace_bits(val, 0x19, REG_RXADC_DLYEN); + writel(val, priv->regs + CV1800B_RXADC_CLK); + + return 0; +} + +static void cv1800b_adc_enable(struct cv1800b_priv *priv, bool enable) +{ + u32 val; + + val =3D readl(priv->regs + CV1800B_RXADC_CTRL0); + val =3D u32_replace_bits(val, enable, REG_RXADC_EN); + val =3D u32_replace_bits(val, enable, REG_I2S_TX_EN); + writel(val, priv->regs + CV1800B_RXADC_CTRL0); +} + +static unsigned int cv1800b_adc_calc_db(u32 ana0, bool right) +{ + u32 step_mask =3D right ? FIELD_GET(REG_GSTEPR_RXPGA, ana0) : + FIELD_GET(REG_GSTEPL_RXPGA, ana0); + u32 coarse =3D right ? FIELD_GET(REG_GAINR_RXADC, ana0) : + FIELD_GET(REG_GAINL_RXADC, ana0); + bool g6db =3D right ? FIELD_GET(REG_G6DBR_RXPGA, ana0) : + FIELD_GET(REG_G6DBL_RXPGA, ana0); + + u32 step =3D step_mask ? __ffs(step_mask) : 0; + + step =3D min(step, 12U); + coarse =3D min(coarse, 3U); + + return 2 * step + 6 * coarse + (g6db ? 6 : 0); +} + +static int cv1800b_adc_hw_params(struct snd_pcm_substream *substream, + struct snd_pcm_hw_params *params, + struct snd_soc_dai *dai) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + unsigned int rate =3D params_rate(params); + u32 val; + int ret; + + ret =3D cv1800b_adc_setbclk_div(priv, rate); + if (ret) { + dev_err(priv->dev, + "could not set rate, check DT node for fixed clock\n"); + return ret; + } + + /* init adc */ + val =3D readl(priv->regs + CV1800B_RXADCC_CTRL1); + val =3D u32_replace_bits(val, 1, REG_RXADC_IGR_INIT); + val =3D u32_replace_bits(val, DECIMATION_64, REG_RXADC_CIC_OPT); + writel(val, priv->regs + CV1800B_RXADCC_CTRL1); + return 0; +} + +static int cv1800b_adc_dai_trigger(struct snd_pcm_substream *substream, in= t cmd, + struct snd_soc_dai *dai) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + + switch (cmd) { + case SNDRV_PCM_TRIGGER_START: + case SNDRV_PCM_TRIGGER_RESUME: + case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: + cv1800b_adc_enable(priv, true); + break; + case SNDRV_PCM_TRIGGER_STOP: + case SNDRV_PCM_TRIGGER_SUSPEND: + case SNDRV_PCM_TRIGGER_PAUSE_PUSH: + cv1800b_adc_enable(priv, false); + break; + default: + return -EINVAL; + } + + return 0; +} + +static int cv1800b_adc_dai_set_sysclk(struct snd_soc_dai *dai, int clk_id, + unsigned int freq, int dir) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + + priv->mclk_rate =3D freq; + dev_dbg(priv->dev, "mclk is set to %u\n", freq); + return 0; +} + +static const struct snd_soc_dai_ops cv1800b_adc_dai_ops =3D { + .hw_params =3D cv1800b_adc_hw_params, + .set_sysclk =3D cv1800b_adc_dai_set_sysclk, + .trigger =3D cv1800b_adc_dai_trigger, +}; + +static struct snd_soc_dai_driver cv1800b_adc_dai =3D { + .name =3D "adc-hifi", + .capture =3D { .stream_name =3D "ADC Capture", + .channels_min =3D 1, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_48000, + .formats =3D SNDRV_PCM_FMTBIT_S16_LE }, + .ops =3D &cv1800b_adc_dai_ops, +}; + +static int cv1800b_adc_volume_get(struct snd_kcontrol *kcontrol, + struct snd_ctl_elem_value *ucontrol) +{ + struct snd_soc_component *component =3D snd_kcontrol_chip(kcontrol); + struct cv1800b_priv *priv =3D snd_soc_component_get_drvdata(component); + u32 ana0 =3D readl(priv->regs + CV1800B_RXADC_ANA0); + + unsigned int left =3D cv1800b_adc_calc_db(ana0, false); + unsigned int right =3D cv1800b_adc_calc_db(ana0, true); + + ucontrol->value.integer.value[0] =3D min(left / 2, 24U); + ucontrol->value.integer.value[1] =3D min(right / 2, 24U); + return 0; +} + +static int cv1800b_adc_volume_set(struct snd_kcontrol *kcontrol, + struct snd_ctl_elem_value *ucontrol) +{ + struct snd_soc_component *component =3D snd_kcontrol_chip(kcontrol); + struct cv1800b_priv *priv =3D snd_soc_component_get_drvdata(component); + + u32 v_left =3D clamp_t(u32, ucontrol->value.integer.value[0], 0, 24); + u32 v_right =3D clamp_t(u32, ucontrol->value.integer.value[1], 0, 24); + u32 val; + + val =3D readl(priv->regs + CV1800B_RXADC_ANA0); + val =3D u32_replace_bits(val, cv1800b_gains[v_left], + REG_COMB_LEFT_VOLUME); + val =3D u32_replace_bits(val, cv1800b_gains[v_right], + REG_COMB_RIGHT_VOLUME); + writel(val, priv->regs + CV1800B_RXADC_ANA0); + + return 0; +} + +static DECLARE_TLV_DB_SCALE(cv1800b_volume_tlv, 0, 200, 0); + +static const struct snd_kcontrol_new cv1800b_adc_controls[] =3D { + SOC_DOUBLE_EXT_TLV("Internal I2S Capture Volume", SND_SOC_NOPM, 0, 16, 24= , false, + cv1800b_adc_volume_get, cv1800b_adc_volume_set, + cv1800b_volume_tlv), +}; + +static const struct snd_soc_component_driver cv1800b_adc_component =3D { + .name =3D "cv1800b-adc-codec", + .controls =3D cv1800b_adc_controls, + .num_controls =3D ARRAY_SIZE(cv1800b_adc_controls), +}; + +static int cv1800b_adc_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct cv1800b_priv *priv; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev =3D dev; + priv->regs =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->regs)) + return PTR_ERR(priv->regs); + + platform_set_drvdata(pdev, priv); + return devm_snd_soc_register_component(&pdev->dev, + &cv1800b_adc_component, + &cv1800b_adc_dai, 1); +} + +static const struct of_device_id cv1800b_adc_of_match[] =3D { + { .compatible =3D "sophgo,cv1800b-sound-adc" }, + { /* sentinel */ } +}; + +MODULE_DEVICE_TABLE(of, cv1800b_adc_of_match); + +static struct platform_driver cv1800b_adc_driver =3D { + .probe =3D cv1800b_adc_probe, + .driver =3D { + .name =3D "cv1800b-sound-adc", + .of_match_table =3D cv1800b_adc_of_match, + }, +}; + +module_platform_driver(cv1800b_adc_driver); + +MODULE_DESCRIPTION("ADC codec for CV1800B"); +MODULE_AUTHOR("Anton D. Stavinskii "); +MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sun Feb 8 13:17:19 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 47B2D38735A for ; Mon, 19 Jan 2026 16:31:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840268; cv=none; b=VNN129cb2o4giybzZiwKEloeQvVseYETbh2hJvREpfEsK52upa2N9XSgcTd8dK9RsO6r+oYAF/lYd2AHUABRlJ22+7jRfsnNjF9/02odIo2fgVBXKZXk60RhpDTrfTLsQdyqRJTDHFMH5T2eK8VR4POJs3RzmHbe2xppg+I32gE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840268; c=relaxed/simple; bh=8E5W83s8zZhlgtflURC3mkpser20n9zf1XMNgYJpTwc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oli8FFjRvbz8ShjSRV9Iy149dgy0teRZJODMCaZWaL1szrArH7LLt+EY57SfS98whGycsEFXyUB16yfdeXxbUcK0CcQK1XHqB0Ga26f+so9RvXVWoLIdhGH7pqE3OhAfX/ri/GrbxVKCjdT+pTyLkbDDz+L0vJl7aSTVg9maSPE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Zq6eskRk; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Zq6eskRk" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-4801d7c72a5so22030835e9.0 for ; Mon, 19 Jan 2026 08:31:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768840263; x=1769445063; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=CTZeNoXj7ciqJdUwytCB4biiCQ0vzYC8/NabwXP8eYU=; b=Zq6eskRk8v0JpFm1IdJJ3lx5hDPqTUWKDVzjFLAgq9cq0CXA2LeXeRTA63bnWcCED1 2lS0l9qErg0+S5Wv2ELQ4HfHCZFAX5L0ZXxV1c8xPymwXerxockYG76VINAruEx8V6qH n13WCPi82CQ+tGU3doPQIHzdRq0i0jOhKOw1yhMuJIzShdXaW5wjAQJT/20/Nlpm8XiJ WVPKJ5ZXsY6F6xELk07y9p9+APH6vXqj18x2ThbhLAGJAtYrsxo5/9om3g0A3cTY6Bji xW92BwiOrLVUkxpjwvAStCmTLo9xUPWUkuJi/iImjS4hyv/DVskcQBzCvMrq8O9HWNi5 +zgQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768840263; x=1769445063; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=CTZeNoXj7ciqJdUwytCB4biiCQ0vzYC8/NabwXP8eYU=; b=gVIZAwVqR9D2zOpQOpscKNWeZur5c8nyEw8C04+JmLNG3+Z+VQB5I2GTfD/qCmpuEl lANuAG8ZCgeml/0kZPauQrzIe4cfiutS5WVFHoW38S/wyt3mGmDE7ttPFG3hktJTEoM+ /Af9PEW/2U056z6PXKyLIx27YUDRX+oPygOxtG89oMNxqMIXLsSsZwM5xRdKnGO2QDUP GGz0H6A9gAPUgDQPVvwsr95mGikv04YfQ7tah2XLMPtv9HGafqleMT27qMjf56U9D7On sGnV/6eefmDBzn+/4R24A76Gui52Wg0yuyAD0M0XGgwCh9CM+oaBXrMGTPLCX0VqvNpN +QJg== X-Forwarded-Encrypted: i=1; AJvYcCVYWj3hA36ZA9s4Q04F1KezrMXqV2RjFeqkpf6BuypsfwUskP9hww7t0S5wQhgUvC79y5PcQKfRI8mMAxc=@vger.kernel.org X-Gm-Message-State: AOJu0YykI9iV4K6ehpMg+6Iqb9dFJy9en0Jgs5C45s4uazyrxsTXRSM5 ndUqcpEdJCH7/I+UPPn+6h9mz40HjpDlIj42nQLEw64Kgwi/Ixe36YiI X-Gm-Gg: AY/fxX5CCTsAaTnIpQSLOZ7Ev4ZwvaZR/1Jfndu8seLO+YurPXg4QuMeokAWr8bWYS/ JutQ+8cOJ0pRSTNtTVZCw5IGhAHLGgzUV3Uf5MZXLMXVB9YH2FvX6SikOUaWe1dinCyDSyZAKNv 7f6zEVIKK6NBWUcA0ok+wVsU3aaei2oVdgHfXO0i8LH86IwJ2dukIQCKdQ/UcycGX+igMkzasMg hiUcreEv31OBRYrjJyeMYp6d8AN+g95gbi+4y3RpxQDFcMNzKIoDlcUDp4/x9qXBQ6NdnMPBYQm IQ7AgNoRwRSDNJ9VjOwv47nA6dTAVWaThlEdZbgd29czzb2luc6MU097awLHKdeN4gBVpqMPlbv DoWX67g+anRA1VTKbYDAFBv+LnDDDwdjuQ1uq4jzKu8gOHzNjQN5gPu921f3Zg4BFAqudHNZk61 tHe/TJBpxUea0AyzDv/+ze4o2Z0wi6rMoA1rUbOkxKVUzc X-Received: by 2002:a05:600c:4e43:b0:47e:e71a:e13a with SMTP id 5b1f17b1804b1-4801eb0f5a5mr139735345e9.32.1768840263387; Mon, 19 Jan 2026 08:31:03 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4801e879537sm201666795e9.5.2026.01.19.08.31.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Jan 2026 08:31:02 -0800 (PST) From: "Anton D. Stavinskii" Date: Mon, 19 Jan 2026 20:30:46 +0400 Subject: [PATCH v3 5/6] ASoC: sophgo: add CV1800B internal DAC codec driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260119-cv1800b-i2s-driver-v3-5-04006f4111d7@gmail.com> References: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> In-Reply-To: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768840243; l=7443; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=8E5W83s8zZhlgtflURC3mkpser20n9zf1XMNgYJpTwc=; b=Wu1ap/xyL3Ul7FWJWDzATIxrVtNW+/wGStrTiaPfmlEIBuIED2hoiwTu4GfIU2l/4WGTLwPz2 /c8/mRIfHPvCDFr24oeiGsgm8dl6CBr9jeHAVAeUZp0/e5n3PLm6NpN X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= Codec DAI endpoint for TXDAC. The codec does only a few things - set up decimation - enable codec and I2S output - ensures the driver doesn't have dac overwrite enabled. (unmute the output) Signed-off-by: Anton D. Stavinskii --- sound/soc/sophgo/Kconfig | 11 +- sound/soc/sophgo/Makefile | 1 + sound/soc/sophgo/cv1800b-sound-dac.c | 204 +++++++++++++++++++++++++++++++= ++++ 3 files changed, 215 insertions(+), 1 deletion(-) diff --git a/sound/soc/sophgo/Kconfig b/sound/soc/sophgo/Kconfig index 12d1a57ea308..e4786f087589 100644 --- a/sound/soc/sophgo/Kconfig +++ b/sound/soc/sophgo/Kconfig @@ -28,10 +28,19 @@ config SND_SOC_CV1800B_ADC_CODEC help This driver provides an ASoC codec DAI for capture and basic control of the RXADC registers. - Say Y or M to build support for the Sophgo CV1800B internal analog ADC codec block (RXADC). The module will be called cv1800b-sound-adc =20 +config SND_SOC_CV1800B_DAC_CODEC + tristate "Sophgo CV1800B/SG2002 internal DAC codec" + depends on SND_SOC + help + This driver provides an ASoC codec DAI for playback and basic + control of the TXDAC registers. + + Say Y or M to build support for the Sophgo CV1800B + internal analog DAC codec block (TXDAC). + The module will be called cv1800b-sound-dac =20 endmenu diff --git a/sound/soc/sophgo/Makefile b/sound/soc/sophgo/Makefile index c654d6059cbd..ec8dd31efddd 100644 --- a/sound/soc/sophgo/Makefile +++ b/sound/soc/sophgo/Makefile @@ -2,3 +2,4 @@ # Sophgo Platform Support obj-$(CONFIG_SND_SOC_CV1800B_TDM) +=3D cv1800b-tdm.o obj-$(CONFIG_SND_SOC_CV1800B_ADC_CODEC) +=3D cv1800b-sound-adc.o +obj-$(CONFIG_SND_SOC_CV1800B_DAC_CODEC) +=3D cv1800b-sound-dac.o diff --git a/sound/soc/sophgo/cv1800b-sound-dac.c b/sound/soc/sophgo/cv1800= b-sound-dac.c new file mode 100644 index 000000000000..ccf386174639 --- /dev/null +++ b/sound/soc/sophgo/cv1800b-sound-dac.c @@ -0,0 +1,204 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Internal DAC codec for cv1800b based CPUs + */ + +#include +#include +#include +#include +#include +#include + +#define CV1800B_TXDAC_CTRL0 0x00 +#define CV1800B_TXDAC_CTRL1 0x04 +#define CV1800B_TXDAC_STATUS 0x08 +#define CV1800B_TXDAC_AFE0 0x0c +#define CV1800B_TXDAC_AFE1 0x10 +#define CV1800B_TXDAC_ANA0 0x20 +#define CV1800B_TXDAC_ANA1 0x24 +#define CV1800B_TXDAC_ANA2 0x28 + +/* cv1800b_TXDAC_CTRL0 */ +#define REG_TXDAC_EN GENMASK(0, 0) +#define REG_I2S_RX_EN GENMASK(1, 1) + +/* cv1800b_TXDAC_CTRL1 */ +#define REG_TXDAC_CIC_OPT GENMASK(1, 0) + +/* cv1800b_TXDAC_AFE0 */ +#define REG_TXDAC_INIT_DLY_CNT GENMASK(5, 0) + +/* cv1800b_TXDAC_ANA2 */ +#define TXDAC_OW_VAL_L_MASK GENMASK(7, 0) +#define TXDAC_OW_VAL_R_MASK GENMASK(15, 8) +#define TXDAC_OW_EN_L_MASK GENMASK(16, 16) +#define TXDAC_OW_EN_R_MASK GENMASK(17, 17) + +struct cv1800b_priv { + void __iomem *regs; + struct device *dev; +}; + +enum decimation_values { + DECIMATION_64 =3D 0, + DECIMATION_128, + DECIMATION_256, + DECIMATION_512, +}; + +static void cv1800b_dac_enable(struct cv1800b_priv *priv, bool enable) +{ + u32 val; + + val =3D readl(priv->regs + CV1800B_TXDAC_CTRL0); + val =3D u32_replace_bits(val, enable, REG_TXDAC_EN); + val =3D u32_replace_bits(val, enable, REG_I2S_RX_EN); + writel(val, priv->regs + CV1800B_TXDAC_CTRL0); +} + +static void cv1800b_dac_mute(struct cv1800b_priv *priv, bool enable) +{ + u32 val; + + val =3D readl(priv->regs + CV1800B_TXDAC_ANA2); + val =3D u32_replace_bits(val, enable, TXDAC_OW_EN_L_MASK); + val =3D u32_replace_bits(val, enable, TXDAC_OW_EN_R_MASK); + writel(val, priv->regs + CV1800B_TXDAC_ANA2); +} + +static int cv1800b_dac_decimation(struct cv1800b_priv *priv, u8 dec) +{ + u32 val; + + if (dec > 3) + return -EINVAL; + + val =3D readl(priv->regs + CV1800B_TXDAC_CTRL1); + val =3D u32_replace_bits(val, dec, REG_TXDAC_CIC_OPT); + writel(val, priv->regs + CV1800B_TXDAC_CTRL1); + return 0; +} + +static int cv1800b_dac_dly(struct cv1800b_priv *priv, u32 dly) +{ + u32 val; + + if (dly > 63) + return -EINVAL; + + val =3D readl(priv->regs + CV1800B_TXDAC_AFE0); + val =3D u32_replace_bits(val, dly, REG_TXDAC_INIT_DLY_CNT); + writel(val, priv->regs + CV1800B_TXDAC_AFE0); + return 0; +} + +static int cv1800b_dac_hw_params(struct snd_pcm_substream *substream, + struct snd_pcm_hw_params *params, + struct snd_soc_dai *dai) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + int ret; + unsigned int rate =3D params_rate(params); + + if (rate !=3D 48000) { + dev_err(priv->dev, "rate %u is not supported\n", rate); + return -EINVAL; + } + + cv1800b_dac_mute(priv, false); + /* minimal decimation for 48kHz is 64*/ + ret =3D cv1800b_dac_decimation(priv, DECIMATION_64); + if (ret) + return ret; + + /* value is taken from vendors driver 48kHz + * tested on sg2000 and sg2002. + */ + ret =3D cv1800b_dac_dly(priv, 0x19); + if (ret) + return ret; + + return 0; +} + +static int cv1800b_dac_dai_trigger(struct snd_pcm_substream *substream, in= t cmd, + struct snd_soc_dai *dai) +{ + struct cv1800b_priv *priv =3D snd_soc_dai_get_drvdata(dai); + + switch (cmd) { + case SNDRV_PCM_TRIGGER_START: + case SNDRV_PCM_TRIGGER_RESUME: + case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: + cv1800b_dac_enable(priv, true); + break; + case SNDRV_PCM_TRIGGER_STOP: + case SNDRV_PCM_TRIGGER_SUSPEND: + case SNDRV_PCM_TRIGGER_PAUSE_PUSH: + cv1800b_dac_enable(priv, false); + break; + default: + return -EINVAL; + } + + return 0; +} + +static const struct snd_soc_dai_ops cv1800b_dac_dai_ops =3D { + .hw_params =3D cv1800b_dac_hw_params, + .trigger =3D cv1800b_dac_dai_trigger, +}; + +static struct snd_soc_dai_driver cv1800b_dac_dai =3D { + .name =3D "dac-hifi", + .playback =3D { .stream_name =3D "DAC Playback", + .channels_min =3D 2, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_48000, + .formats =3D SNDRV_PCM_FMTBIT_S16_LE }, + .ops =3D &cv1800b_dac_dai_ops, +}; + +static const struct snd_soc_component_driver cv1800b_dac_component =3D { + .name =3D "cv1800b-dac-codec", +}; + +static int cv1800b_dac_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct cv1800b_priv *priv; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev =3D dev; + priv->regs =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->regs)) + return PTR_ERR(priv->regs); + + platform_set_drvdata(pdev, priv); + return devm_snd_soc_register_component(&pdev->dev, + &cv1800b_dac_component, + &cv1800b_dac_dai, 1); +} + +static const struct of_device_id cv1800b_dac_of_match[] =3D { + { .compatible =3D "sophgo,cv1800b-sound-dac" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, cv1800b_dac_of_match); + +static struct platform_driver cv1800b_dac_driver =3D { + .probe =3D cv1800b_dac_probe, + .driver =3D { + .name =3D "cv1800b-dac-codec", + .of_match_table =3D cv1800b_dac_of_match, + }, +}; +module_platform_driver(cv1800b_dac_driver); + +MODULE_DESCRIPTION("DAC codec for CV1800B"); +MODULE_AUTHOR("Anton D. Stavinskii "); +MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sun Feb 8 13:17:19 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7B9343D1CB3 for ; Mon, 19 Jan 2026 16:31:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840270; cv=none; b=MNthbjhVgrJpbFAXbTHFN4ZCeObgdLX/A+j9ozVtKeMtMiCJpcHaE2IUR6SnHOagsyn1f3M0kamZTuwecXX2mRouY7X47lP6jhAwv5rCJGeb8SWA1K2TJ2DvBxTB/6tXgnnL3KeF2mF7wqviqFoBGolY9lbxxvGxdasyxznjPQc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768840270; c=relaxed/simple; bh=X+s12PRGw5dEE4UNo2e5A0PjiGovDts5oKNtEN72P90=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=KiA7vfF8uTXm4297nYG17oPjjgsizfz07CFw/oHed9ag6ERQZaquh7cVvUoBGuGhOR6RAWaDEKgpR38qoJw2JRfxqJArJicqOqYi5Ysb43FLpoG4S5GJE7OzXiqi4lN0jt0FnUYNyHK4sl/WuQ77lvNBf6UuIi/ejidsmWd8sAo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=cDES+EjT; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="cDES+EjT" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-47ee937ecf2so32233405e9.0 for ; Mon, 19 Jan 2026 08:31:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768840267; x=1769445067; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XNGQeFUv68F6qppT5//wf2zYpim+0plexrvmi4qsXjc=; b=cDES+EjTB7J4bOCnK5Y1/3cqdwTn7Shcgw2MBFxknvYF75njoVQo8LT6lM6H+K6nCa Nof3ycNdg8w5+54zNrJbUZCcsGv4XpdK/NQYobzaS3xfxofENaym2cSVQ0w5fZAUWRFp 5NciNal/jJsrnSLgvptIKQ7YlcfyEAc6tMZ83JCewQ7NK78nvkGaZJqhwkcAh8rss90e 5XLgUJ34Pt2Y8NT9Hs9mDQsXFFHiQEhzFBG3EiG+YSc0sZi6sHKFeUkmMV81d5q3Apck 07nl2AjLId62SLKYXtmJsAqW5L8eLJgmRM/9vJHRdqBIMwYIqKA6RCCsAhyWROVxVkzs XFHg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768840267; x=1769445067; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=XNGQeFUv68F6qppT5//wf2zYpim+0plexrvmi4qsXjc=; b=HXQarOKu74+NvGmACPdKyd3B2n5jKETZGZySAUvUjwTsKGzmKmimhfnXl8EJOHPKlC coQ5hFkbVB1Kz5yV3tE3FzKWE+Dw1TwPcKBLJ7dhgwcOQaWKL/CzWvfpWbJwgo94a89c 5CzAUWjlL6vOUYfA61FCTMfV7ugjIe2woTnG/dltsQszdk3oKXmblSfMgtjCTNvdOs22 YIAiEihp6qwOcyv4U6Oxj/j7/1Den5eFSvaP70qKA82cLfi8eMdNvoRn7PlZp+AM+nLy tWjdMSFvx0mBfdSW/tPu07i81ANTIbeFrkY43WHMJI5lMt7oDA8ADF/7xdLAiES+rUol bb7w== X-Forwarded-Encrypted: i=1; AJvYcCUQ9qYNTgObKu10I/KS8gaC2xbwJ+I2/5EgZthQc7sPtxiqiIsWMt0wLwR2rmUNqCusudlCUqdai1xczNg=@vger.kernel.org X-Gm-Message-State: AOJu0YxMn5Ie9PaM23oB0dVepC8+07pUBmrDJSbks9fUZWims+rlWpww 3MhhSQRdjeFh81rzCWIuUXInWh2OMu5+z9BjsdLdbxoUXzMn1A26w48oZWCYN0um X-Gm-Gg: AY/fxX474xCARVGbcofJbSnWp4kx6+SjT36xpnCMBN46VSd8wGowyEfCt17kSsqbH5l JQC8NYDJDtetsNFNYOGQ0PTa4ln73cq9PNNR0xy4XeS0qb2eFYxE73xcHZrxA6TDdkjxrArOztF KlrZzk/9RHZjE59ZEjZzNzXy3TXbf4t1ThoZMj7flixRSsgXtIhTnQVm+M17zShxDxnTRo14/0E 4wUJjjOEg+gXXS0Bite7ZWDIDBXFrKk05a5VSHyH9mzJi76vbqmmevAYA9C1AjuGn39ZyYiMCvf I0qrdGYg3lnKIcOIpQtGIlYFbkDo3bn6zQ7qNiET1uhuUq/05w+DoqBnGlpfGaO6lm+eyAwXe1O CVM+Iij5LXlSPzcs9VvDXmF06hA9HG5DD08v7ZAphVMTfz/mQUGzfkLCauRUgnvTaBTuKqucfBv 13Os6kV+Iti/+ldOKfZcGDdVeUDYzVMjRnBXzgK3quPKHw X-Received: by 2002:a05:600c:3484:b0:46e:59bd:f7e2 with SMTP id 5b1f17b1804b1-4801e670bf9mr159794485e9.11.1768840266726; Mon, 19 Jan 2026 08:31:06 -0800 (PST) Received: from [127.0.1.1] (bba-94-59-215-181.alshamil.net.ae. [94.59.215.181]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4801e879537sm201666795e9.5.2026.01.19.08.31.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Jan 2026 08:31:06 -0800 (PST) From: "Anton D. Stavinskii" Date: Mon, 19 Jan 2026 20:30:47 +0400 Subject: [PATCH v3 6/6] riscv: dts: sophgo: dts nodes for i2s tdm modules Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260119-cv1800b-i2s-driver-v3-6-04006f4111d7@gmail.com> References: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> In-Reply-To: <20260119-cv1800b-i2s-driver-v3-0-04006f4111d7@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, "Anton D. Stavinskii" X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768840243; l=4275; i=stavinsky@gmail.com; s=20260115; h=from:subject:message-id; bh=X+s12PRGw5dEE4UNo2e5A0PjiGovDts5oKNtEN72P90=; b=r9Z1y74tcJ8gis3RDlg74cE+YXsoSshHRNU33vg0Nu0vl7bHYJmVj2LjZTiPZ8Sjv9vKTCkv5 kS1aMfQsPoUCC57nRHqqNt4XubsJOaZPwNoX290TDNqfFrgV2YiTRLS X-Developer-Key: i=stavinsky@gmail.com; a=ed25519; pk=2WxGZ1zd1vQwSPFCSks6zrADqUDBUdtq39lElk4ZE7Q= Introduced I2S nodes and internal dac and adc nodes as well The new header file provided in order to make DMA channel names more readable. Signed-off-by: Anton D. Stavinskii --- arch/riscv/boot/dts/sophgo/cv180x-dmamux.h | 57 ++++++++++++++++++++++++++= ++++ arch/riscv/boot/dts/sophgo/cv180x.dtsi | 55 ++++++++++++++++++++++++++= ++ 2 files changed, 112 insertions(+) diff --git a/arch/riscv/boot/dts/sophgo/cv180x-dmamux.h b/arch/riscv/boot/d= ts/sophgo/cv180x-dmamux.h new file mode 100644 index 000000000000..6314bf6e9dc8 --- /dev/null +++ b/arch/riscv/boot/dts/sophgo/cv180x-dmamux.h @@ -0,0 +1,57 @@ +/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ +/* + * Copyright (C) 2025 Inochi Amaoto + */ + +#ifndef _SOPHGO_CV18XX_DMAMUX +#define _SOPHGO_CV18XX_DMAMUX + +#define DMA_I2S0_RX 0 +#define DMA_I2S0_TX 1 +#define DMA_I2S1_RX 2 +#define DMA_I2S1_TX 3 +#define DMA_I2S2_RX 4 +#define DMA_I2S2_TX 5 +#define DMA_I2S3_RX 6 +#define DMA_I2S3_TX 7 +#define DMA_UART0_RX 8 +#define DMA_UART0_TX 9 +#define DMA_UART1_RX 10 +#define DMA_UART1_TX 11 +#define DMA_UART2_RX 12 +#define DMA_UART2_TX 13 +#define DMA_UART3_RX 14 +#define DMA_UART3_TX 15 +#define DMA_SPI0_RX 16 +#define DMA_SPI0_TX 17 +#define DMA_SPI1_RX 18 +#define DMA_SPI1_TX 19 +#define DMA_SPI2_RX 20 +#define DMA_SPI2_TX 21 +#define DMA_SPI3_RX 22 +#define DMA_SPI3_TX 23 +#define DMA_I2C0_RX 24 +#define DMA_I2C0_TX 25 +#define DMA_I2C1_RX 26 +#define DMA_I2C1_TX 27 +#define DMA_I2C2_RX 28 +#define DMA_I2C2_TX 29 +#define DMA_I2C3_RX 30 +#define DMA_I2C3_TX 31 +#define DMA_I2C4_RX 32 +#define DMA_I2C4_TX 33 +#define DMA_TDM0_RX 34 +#define DMA_TDM0_TX 35 +#define DMA_TDM1_RX 36 +#define DMA_AUDSRC 37 +#define DMA_SPI_NAND 38 +#define DMA_SPI_NOR 39 +#define DMA_UART4_RX 40 +#define DMA_UART4_TX 41 +#define DMA_SPI_NOR1 42 + +#define DMA_CPU_A53 0 +#define DMA_CPU_C906_0 1 +#define DMA_CPU_C906_1 2 + +#endif // _SOPHGO_CV18XX_DMAMUX diff --git a/arch/riscv/boot/dts/sophgo/cv180x.dtsi b/arch/riscv/boot/dts/s= ophgo/cv180x.dtsi index 06b0ce5a2db7..ebe5e8113939 100644 --- a/arch/riscv/boot/dts/sophgo/cv180x.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv180x.dtsi @@ -8,6 +8,7 @@ #include #include #include "cv18xx-reset.h" +#include "cv180x-dmamux.h" =20 / { #address-cells =3D <1>; @@ -448,6 +449,60 @@ usb: usb@4340000 { status =3D "disabled"; }; =20 + i2s0: i2s@4100000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04100000 0x1000>; + clocks =3D <&clk CLK_APB_I2S0>, <&clk CLK_SDMA_AUD0>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux DMA_I2S0_RX 1>, <&dmamux DMA_I2S0_TX 1>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + i2s1: i2s@4110000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04110000 0x1000>; + clocks =3D <&clk CLK_APB_I2S1>, <&clk CLK_SDMA_AUD1>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux DMA_I2S1_RX 1>, <&dmamux DMA_I2S1_TX 1>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + i2s2: i2s@4120000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04120000 0x1000>; + clocks =3D <&clk CLK_APB_I2S2>, <&clk CLK_SDMA_AUD2>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux DMA_I2S2_RX 1>, <&dmamux DMA_I2S2_TX 1>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + i2s3: i2s@4130000 { + compatible =3D "sophgo,cv1800b-i2s"; + reg =3D <0x04130000 0x1000>; + clocks =3D <&clk CLK_APB_I2S3>, <&clk CLK_SDMA_AUD3>; + clock-names =3D "i2s", "mclk"; + dmas =3D <&dmamux DMA_I2S3_RX 1>, <&dmamux DMA_I2S3_TX 1>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + int_adc: codec@300a100 { + compatible =3D "sophgo,cv1800b-sound-adc"; + #sound-dai-cells =3D <0>; + reg =3D <0x300a100 0x100>; + status =3D "disabled"; + }; + + int_dac: codec@300a000 { + compatible =3D "sophgo,cv1800b-sound-dac"; + #sound-dai-cells =3D <0>; + reg =3D <0x300a000 0x100>; + status =3D "disabled"; + }; + rtc@5025000 { compatible =3D "sophgo,cv1800b-rtc", "syscon"; reg =3D <0x5025000 0x2000>; --=20 2.43.0