From nobody Mon Feb 9 13:21:19 2026 Received: from mail-pj1-f66.google.com (mail-pj1-f66.google.com [209.85.216.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6DB0E3385AB for ; Fri, 16 Jan 2026 02:11:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.66 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768529469; cv=none; b=O48BiBwgDVtrADbjRbG/FR3E5JjbvmopAhV+sgd+Q9TdM3RNlCfDipcBLbVBO2enQzbtgjOJVa8vQXis0Gqub+xws6a61opEPKtiWgPGhWS2kDT1V7e+bf/PMbZRyciZmsh++Kdd7PMApjGnEALj3BaHGdlz2oJerD9a16/8fHU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768529469; c=relaxed/simple; bh=mKysT8KHFLSQa82JbMTMgsFtGY4HtAheNrYCiZp6zik=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=sxVWWmpmg7PGBMofRM3ukFyQtSmFFcVWUlIRjYYl/qFIL2EM7rz82qAy4R0mHksM3yGPq3QOylYpK0BSrWeQ/v3jdfE3hdSwRxtTsBBAPnqKPX9Nsw8qgj08FY0h2oI05/WaqFC8vGfIg80w30MFW64pLxs0cDpcvcrJ+dHDGKQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=RQCiCy2Z; arc=none smtp.client-ip=209.85.216.66 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="RQCiCy2Z" Received: by mail-pj1-f66.google.com with SMTP id 98e67ed59e1d1-34c21417781so771198a91.3 for ; Thu, 15 Jan 2026 18:11:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768529468; x=1769134268; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=pwFSLskB5z1f9GmQNZjd3nH+m9L8SGHLoRABIaKF0a8=; b=RQCiCy2ZW/d54KZcP7nLFQeJ5e1juEKheOtQdNVSRQQKLUeSnwbPRsutE4HvGmOaT8 sdVqm0LHwbANEQjKIMkiObRQEcN1TjifTv4h5/AzRD/WfgyPc9OmHRRJh3dNWQCkLBdM kxtG15hph9YKMb0NzjBchHYIpwEBLfIJ2eXWHakn9q28HUAGYmchY7zB/e/Z9T62SiUp jdXD8adR6B/WPC7XikLL1il4pk8J6SjBXfRabJGLuSzFkzMMxZrcHTwLHaQcTuLreDNb gcxF6OEsZa9eIXNPKAZPC9W6BxUN54vmn8v7/oNy657eGz+EP7Dmjb+vFgrlh6zDxAKt 2C9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768529468; x=1769134268; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=pwFSLskB5z1f9GmQNZjd3nH+m9L8SGHLoRABIaKF0a8=; b=jWmNb+phwblS17UW8WtvT3MwBHonGRXlPy69X8K37rbf7KsTM4e0c2PMXlG4yBV3Mj HL3qabu5yf9xPcjK4Rc40thC2dduLojldzP67QQ/z0A7y3jC4wwoK25nkOEenD2SXDLq SddbiqNVwgVRn5ELVVQywY10AY9AuLqg+tROQdr27yuBTTot4ZC2WJ1MNqc4UuVTuDNC /qUu8Ir3wL7KdBTIzaI48++0gS/p/+XDk9eFA92G5Hr3RH+q++Q6U/riT3QEwhrlFrvD X+x5MISigt3onphdl98uJDqd/24vZU+Il8w2NbVCNWfAxRx8L5vjWX3YHa+nYVJVIL/0 o/KQ== X-Forwarded-Encrypted: i=1; AJvYcCW93pm7nS9KVLfHJFOTDsRcpqG1sPrCz4JCiOVL0hwFiaPvN2Vj3if0yQ7Sc1kVMOcqckALW1bOY5Og/e8=@vger.kernel.org X-Gm-Message-State: AOJu0Yzjnp9uMgfxr9Oz9WnALKIELP8IQZB/FRqCxSDun9ybBVzljK4h Q8ULZ6i99+zG3OEiV0MOl1RD1g5vdQ2mdkc2oqkZjGz49YxAS6/2PYgbojl+r1E1AnOsA+RUk1M f6RUGkPz/wg== X-Gm-Gg: AY/fxX7PSWCYSZArlqxKlC2aBaBB0d6OKRzsHpb5o8bJrCYhIH58+OriS3u2Sk6APm6 HJI73EzalWR5SO1kaH5ndoQb8DT7dRtcHdkkzXA/oYqcBgg1KAAYDR31PpH35Bhap765u9M+4Jx NU/djJjJpt2EX98a0PUoV5sHE3t7vC0I8ZiMao6M4tVD9xp7ggHCzC+hWMKeeQwKnw2862YHx6Y aS7SbgpbFW9WnvB8dvcjaRzIvPLKaaCJZX/vJ+R61B1KztRQj27IjLBj8uLZ6hTXC+NdsGZKs4U RNYp9YNOp4ON3CxdSZ0AQvxS0mDSh6D4Hz5Lv68M8KNbxOvpqPNqIPcuWhp2+4/mhCcnU8efFJO lst1WiAiS/XZKN4lQPg/4TdnEtXT3A4hyNuafKPIrD1woVqc6+VhqA9YGpIuqkSPxWUbn778RIe oUNVHDMX4xXf1PmpHRR3ogbqNAS8tQGrwZ0p7r062P1fROEj0d73/QMg== X-Received: by 2002:a17:90b:3d92:b0:34a:b4a2:f0bf with SMTP id 98e67ed59e1d1-35272f1a894mr1404668a91.16.1768529467866; Thu, 15 Jan 2026 18:11:07 -0800 (PST) Received: from [127.0.1.1] ([45.8.220.151]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35273298968sm364317a91.0.2026.01.15.18.11.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 15 Jan 2026 18:11:07 -0800 (PST) From: Guodong Xu Date: Fri, 16 Jan 2026 10:10:33 +0800 Subject: [PATCH 3/3] riscv: cpufeature: Clarify ISA spec version for canonical order Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260116-supm-ext-id-v1-3-5fcf778ba4a6@riscstar.com> References: <20260116-supm-ext-id-v1-0-5fcf778ba4a6@riscstar.com> In-Reply-To: <20260116-supm-ext-id-v1-0-5fcf778ba4a6@riscstar.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Samuel Holland , Heinrich Schuchardt , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Evan Green , Andrew Jones Cc: Paul Walmsley , Conor Dooley , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Guodong Xu X-Mailer: b4 0.14.3 Specify that chapter 27 refers to version 20191213 of the RISC-V ISA Unprivileged Architecture. The chapter numbering differs across specification versions - for example, in version 20250508, the ISA Extension Naming Conventions is chapter 36, not chapter 27. Historical versions of the RISC-V specification can be found via Link [1]. Link: https://riscv.org/specifications/ratified/ [1] Fixes: 8135ade32c0db ("RISC-V: shunt isa_ext_arr to cpufeature.c") Signed-off-by: Guodong Xu Acked-by: Conor Dooley --- arch/riscv/kernel/cpufeature.c | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c index 39680280f858..629984df1e7b 100644 --- a/arch/riscv/kernel/cpufeature.c +++ b/arch/riscv/kernel/cpufeature.c @@ -461,7 +461,8 @@ static const unsigned int riscv_supm_exts[] =3D { =20 /* * The canonical order of ISA extension names in the ISA string is defined= in - * chapter 27 of the unprivileged specification. + * Chapter 27 of the RISC-V Instruction Set Manual Volume I Unprivileged I= SA + * (Document Version 20191213). * * Ordinarily, for in-kernel data structures, this order is unimportant but * isa_ext_arr defines the order of the ISA string in /proc/cpuinfo. --=20 2.43.0