From nobody Tue Feb 10 20:07:01 2026 Received: from mail-yw1-f175.google.com (mail-yw1-f175.google.com [209.85.128.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC7A1331A78 for ; Thu, 15 Jan 2026 23:42:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768520576; cv=none; b=QrmdwTzpggQMcXr2OZWi614J2HoJQuN8wocEiBruBKVx0pgbDTwgxI9QWD2UagCmAXHNeD+tEkAY1zBbS/A3K1/K3JHh8h0syrb1XjlMA+4hdQVufHkUbatPA4IwQtn6+Q/UhVFtJUYZ6B2KCdjpd1cB6XjdC0jrw4tbkFHg54Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768520576; c=relaxed/simple; bh=6upf/F2Vdl/fKKyIKJ8WQQzcZoV1JG7cvz5xZhRldFE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=s7YC3E3MLlJM8WffHHCbLTzIhLGJpIHkUpjvIFfeOSpT7T7oN+yUdofLT6cSEirUgE2MM1/znuqSExLgNI9x4rTI9pMXjOxetGjypqpr+Ppj0ZWe9PknlneOGuEy4IdLYJa/gxykEcRPbmylvbvJbSQ+zETZ466Hf0nJsomz+p8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=fep03Ckw; arc=none smtp.client-ip=209.85.128.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="fep03Ckw" Received: by mail-yw1-f175.google.com with SMTP id 00721157ae682-78fb6c7874cso16221887b3.0 for ; Thu, 15 Jan 2026 15:42:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1768520571; x=1769125371; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=6iZRWuyORG3HiSopQBMtG8viyXNEvTSjWImQZ3xz+Po=; b=fep03CkwYFxnuhSSNm10JUrlFHvAk0zxGoI7PT6wQBqeddR74JowNB9DPjZhc+0yoh 0EaXu7CukphMVJBD3GUADX3VvJdlETKFqNsaQklevo3ENCtuRKSYN2YbEi2AYdwUvWWN vtvdHUdiY8OwTFN8pzexh1gxyt28ud9wczJ3q1fiuFbftQZRuoAzaUCQ7guJT3EaAGp/ HMaIUqnSE59SBvPToxnqXgm7/tarU4K4BRDA4bp1BlksAroGFv2blLN/EquVGQzD07kJ kRprhbg3J2QbNkC2T1ZsekupA80UUTQo0k8PcOdQlwzaFU0Q9HHx9bgTFS8DgtFB81AC tGDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768520571; x=1769125371; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=6iZRWuyORG3HiSopQBMtG8viyXNEvTSjWImQZ3xz+Po=; b=W1D1Y8ILn4e50U7ybhytDm5p/z5I0Ncth7ipT/FTavKICZMEB9VjEAZmOEMQSuJms2 NuqtjS0C4HhY/2QNkZtU6r6h5O69f+Nccv6behobB0CrzEDKlxjcTVVpekknhAiEj+BO xaW1RiEiR3eehASr7V+kwiL4ucJIOuk+kqZqGqdIk4u7qHYXCEPrt0xWFfWtRQsAlHRu MXKMdvANeJ4l7eREp9r/EBUCHOxLkfkYEmAXezSb2m/8wyztJHWnp0kuorFdGbe/7R+h 31rn6eUz3QhnTBsZr1F5WBc139MwqpqbH5Ji7SAieMLE5ljEkGRfjiZIVjeEz3yskwzV wCdA== X-Forwarded-Encrypted: i=1; AJvYcCXCSbPlgmEmzV34zk8tphrJ4wei6VUgiWgp4VwFwJ+tsw8m7X8NCy7ZwomG7QGW/TQ/+83vxgqn73ol1Qk=@vger.kernel.org X-Gm-Message-State: AOJu0YxwFtuJvWM3XvkxDZLw4Y8LL+M01LPNr2rPtSUrMrTO2XxsMKb/ wiqfut2eNFC1VSyJxV6zQkznuNXYC7HXEUciN7KHEW2DkJCt/j3UzjwmHCZXraGquW0= X-Gm-Gg: AY/fxX7j4u20PX5emLtz5AxDyYewiWcNQIJgxqBpa/3hRKV4XNX0uli665ftbRzJooJ TDjBmnxAp5OrJra6auug6Zhs6aq2wiKkY6AW1hzKTENQxvrjhhFRumWcqcM2T1E+/WfiDY5Xyqn xpS7JY1JIGKBV6cMiGBGZsnQzLMDIxyJMMQyNCgFXpkKjpUL5pxdYgTiBXKnaZuJW93BUt9Yhi0 Tg7+nBunP1V/KLaA8aOzrbjvyVnCOZ5RZ6i8ezBdA+ckKPEEqbOyAWq7RMe/fVbjtYRodC8od6f aTbOJnJMv+IkfwFu0/FS7CAan1Q7WnHv3yfIKmfd8RhHEeYcpRtL/1aWWIIfyGyjXntMQ07ROOL kTQO20vsSNAKkTCP5gtvY02VUbh3Y0MbANTZf0rHEUCkyNIYtajf+88s2pQ8Wv/wg+3IEplB6Al 3FEu/dq5NXkYIKQgewYoVFEkFMZHkZPaR+6bpsHkyTwSs10P73JKEYE7noTZpI+Dfjy3vr/uo= X-Received: by 2002:a05:690c:46ca:b0:787:1aba:3081 with SMTP id 00721157ae682-793c683dcafmr8332397b3.58.1768520570793; Thu, 15 Jan 2026 15:42:50 -0800 (PST) Received: from [192.168.5.15] ([68.95.197.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-793c66c72aesm3027117b3.11.2026.01.15.15.42.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 15 Jan 2026 15:42:50 -0800 (PST) From: Anirudh Srinivasan Date: Thu, 15 Jan 2026 17:42:05 -0600 Subject: [PATCH 6/8] soc: tenstorrent: Add auxiliary device definitions for Atlantis Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260115-atlantis-clocks-v1-6-7356e671f28b@oss.tenstorrent.com> References: <20260115-atlantis-clocks-v1-0-7356e671f28b@oss.tenstorrent.com> In-Reply-To: <20260115-atlantis-clocks-v1-0-7356e671f28b@oss.tenstorrent.com> To: Drew Fustini , Joel Stanley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michael Turquette , Stephen Boyd , Anirudh Srinivasan , Philipp Zabel Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, joel@jms.id.au, fustini@kernel.org, mpe@kernel.org, mpe@oss.tenstorrent.com, npiggin@oss.tenstorrent.com, agross@kernel.org, agross@oss.tenstorrent.com X-Mailer: b4 0.14.3 Reset shares the same registers as the Clock Controller, so it is implemented as an auxiliary device of the Clock Controller. This commit adds the auxiliary device definitions needed for this. Signed-off-by: Anirudh Srinivasan --- include/soc/tenstorrent/atlantis-syscon.h | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/include/soc/tenstorrent/atlantis-syscon.h b/include/soc/tensto= rrent/atlantis-syscon.h index f1dc6ad33c6d..972a9b7da596 100644 --- a/include/soc/tenstorrent/atlantis-syscon.h +++ b/include/soc/tenstorrent/atlantis-syscon.h @@ -8,6 +8,14 @@ #include #include =20 +struct atlantis_ccu_adev { + struct auxiliary_device adev; + struct regmap *regmap; +}; + +#define to_atlantis_ccu_adev(_adev) \ + container_of((_adev), struct atlantis_ccu_adev, adev) + /* RCPU Clock Register Offsets */ #define RCPU_PLL_CFG_REG 0x0000 #define RCPU_NOCC_PLL_CFG_REG 0x0004 --=20 2.43.0