From nobody Mon Feb 9 07:54:50 2026 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 876ED38F24B for ; Wed, 14 Jan 2026 23:19:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768432779; cv=none; b=S2/xLIonONonr3DlXZvGMYDNA7hHlyKfHJAhsaShTt13RmG1kgafo58dZFIcvYP91/gyBUyCyFRmMT1iOoyto8tmC9Y6fc43aYhVw7mw9cXZZv0JQwIJsMDHrOO1E6xd+zrS6MjSZDEstDeFlk0H2KvEUZLTi3NRGsywnHPdNGA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768432779; c=relaxed/simple; bh=GRHGbaEYkH2p07zeMPE0HCGLxwMkACKAV9BrwqSf0AQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=c0iWrTO1FMfHtC4YdUVychpnEQ5xmv0gL0atLOKPkB08DFFHqIskrsgQlxgH1TaDihiyczktMTkrMIV8nTlNa7PAJCol84lbix3960nir7cdpWURcSeTr3jPtyPQfI8M4gcKFlhM3MIFgppRUZ31pCKUtsi4e/sxgDwrLVW3IP8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=tJklGa3D; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="tJklGa3D" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-29f1bc40b35so3651455ad.2 for ; Wed, 14 Jan 2026 15:19:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768432770; x=1769037570; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fBQmYJu+bnNuEEfQl+C2DO8NqnbkFmiGMm0xwrIIJJA=; b=tJklGa3DbHNMQ567kdiRDa7ClAjbKsio4/H77J5vIdjqmYTj0j0MhV0OlEsOWhIrfe +HdOncNfCojF5pJPN+Uh9denUrUMfwUvb6PDhgM20tnRVZMCb9IlDIUKvgA0CGSVm4zd dIvQFxzB34HTEqW5X1QsA/P3zs4CFaHm+yhOA7sv89uPeIu6oA3mt/1WbCc6x3XoezD7 5w2mTSWHHyzytFIXiL99qxuVeBF2WCI1CWTpI1bJ25CYQY/NnJmSpmRSmvZrbHCdvMJQ bKJcTNH2Ck/acdT5Hu60g0ahKlKC0NMNBqZ484E0z3V4zJJLKVaBbt6AaKiACBDPT4DK xiPQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768432770; x=1769037570; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=fBQmYJu+bnNuEEfQl+C2DO8NqnbkFmiGMm0xwrIIJJA=; b=NIefcyn/nP7bMSrpcDH8GQbmHv+/ZaTYFflGXvI91Y3XcEix8aPDEgwNIiaeLS8oht 0/UcFDLrRkxZCMLef+Fz6opa7ot5FwpYoggs2rJ9zxYLO5rv6otytiEg3/KGeM8az5kc YxM8tVyhD/AXOG0Z2iaT5iY1hZfWwu01AKaYO86JUcZyaeYx7qO3ns6HWyWEZNK0LXtP JCa2Ag115oif/5s4bMykG2rSZsje7eOeUiRkQV+qzXQSFXOAyWrAOAc5xAed0X2gZiCS nr3whPVOe5BdVxt+1ai/Q/QtcjLBYv2i+xp/wSPVUjrOXznoetzMzIVyaWNfQ5iMBxds rpLA== X-Forwarded-Encrypted: i=1; AJvYcCX3WEJNyiKhea+QteYbXlzr5YsnC5Nex3Sf/hTSrHGYZW10L4y3qxFDAh89DwpQ6vy4VQjgG0NwFD+2a98=@vger.kernel.org X-Gm-Message-State: AOJu0YyLB7g/cqRQZBBrK5oEnfddHK3Y0R2SVeeLeTw76ykqIxsypIz3 8J0TAnHFIWqSZrGl80pYqDIWLYrXxlgH1sfRFz5HomsUxbqf74HLz6izoFUxoawXjlY= X-Gm-Gg: AY/fxX62aQvxGRY5xgwsMJEGtlysO5tuhrpVT9KFsEOOyvTpEvyOFU1R59cVEwPeQqi RwJh/5eEX5AhbrVUpawPRgpPrSp0Dql/q61SM8s3cFJWMJJ0GDPP9hD0XdUnByoz5qKP4O1JVKP i+mHvHOcUnjyMM/v5q95bE0U9OrryH12EciG8CzSSd/iyZzNAX5kJYi/VNohhI43h30I/gMXz58 yrC31XPtErovZnU+XOjJQObdBoA1ZMW7/czVQjINAqF8O8+/P+zmlxZmFHK/8NzCwFuX59oXNuV Ztg910uHboGLJLNJ+Obiet1p1FeSCeIspLJffoYGmXo4K56Pb7v/i/7XqG7lk5LerCmN4xE3k+Z A0gnSwiN20Lcql/ncRv7DmBXKr0HGfZYcTy2ddSUw+PTD2ClsgBtO6yT70Ai66SlZXotAFHAcI0 Ti4WCRHlg6/1k4P9BmLTCxnJ4vYeXIiqxoKL4X2JG88og+7W8KO/5pJA== X-Received: by 2002:a17:902:ea08:b0:298:344:1229 with SMTP id d9443c01a7336-2a599e75d6dmr42928975ad.55.1768432769725; Wed, 14 Jan 2026 15:19:29 -0800 (PST) Received: from [127.0.1.1] ([45.8.220.151]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a3e3cb2d6csm238591755ad.64.2026.01.14.15.19.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 15:19:29 -0800 (PST) From: Guodong Xu Date: Thu, 15 Jan 2026 07:18:59 +0800 Subject: [PATCH v2 3/4] riscv: dts: sophgo: sg2044: Add "b" ISA extension Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260115-adding-b-dtsi-v2-3-254dd61cf947@riscstar.com> References: <20260115-adding-b-dtsi-v2-0-254dd61cf947@riscstar.com> In-Reply-To: <20260115-adding-b-dtsi-v2-0-254dd61cf947@riscstar.com> To: Jonathan Corbet , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Conor Dooley , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Chen Wang , Inochi Amaoto , Yixun Lan , Conor Dooley Cc: Junhui Liu , linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.3 "b" is ratified (Apr/2024) much later than its components zba/zbb/zbs (Jun/2021). With "b" added into riscv/extensions.yaml, a dependency checking rule is now enforced, which requires that when zba, zbb, and zbs are all specified, "b" must be added as well. Failing to do this will cause dtbs_check schema check warnings. According to uabi.rst, as a single-letter extension, "b" should be added after "c" in canonical order. Update sg2044-cpus.dtsi to conform to this rule. Signed-off-by: Guodong Xu Reviewed-by: Inochi Amaoto --- v2: New patch, a split from the Patch 2 in v1. This patch is for Sophgo sg2044. --- arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi | 256 ++++++++++++++----------= ---- 1 file changed, 128 insertions(+), 128 deletions(-) diff --git a/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi b/arch/riscv/boot/= dts/sophgo/sg2044-cpus.dtsi index 523799a1a8b8..3135409c2149 100644 --- a/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi @@ -24,10 +24,10 @@ cpu0: cpu@0 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache0>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -60,10 +60,10 @@ cpu1: cpu@1 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache0>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -96,10 +96,10 @@ cpu2: cpu@2 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache0>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -132,10 +132,10 @@ cpu3: cpu@3 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache0>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -168,10 +168,10 @@ cpu4: cpu@4 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache1>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -204,10 +204,10 @@ cpu5: cpu@5 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache1>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -240,10 +240,10 @@ cpu6: cpu@6 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache1>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -276,10 +276,10 @@ cpu7: cpu@7 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache1>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -312,10 +312,10 @@ cpu8: cpu@8 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache2>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -348,10 +348,10 @@ cpu9: cpu@9 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache2>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -384,10 +384,10 @@ cpu10: cpu@10 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache2>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -420,10 +420,10 @@ cpu11: cpu@11 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache2>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -456,10 +456,10 @@ cpu12: cpu@12 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache3>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -492,10 +492,10 @@ cpu13: cpu@13 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache3>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -528,10 +528,10 @@ cpu14: cpu@14 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache3>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -564,10 +564,10 @@ cpu15: cpu@15 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache3>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -600,10 +600,10 @@ cpu16: cpu@16 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache4>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -636,10 +636,10 @@ cpu17: cpu@17 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache4>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -672,10 +672,10 @@ cpu18: cpu@18 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache4>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -708,10 +708,10 @@ cpu19: cpu@19 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache4>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -744,10 +744,10 @@ cpu20: cpu@20 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache5>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -780,10 +780,10 @@ cpu21: cpu@21 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache5>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -816,10 +816,10 @@ cpu22: cpu@22 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache5>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -852,10 +852,10 @@ cpu23: cpu@23 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache5>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -888,10 +888,10 @@ cpu24: cpu@24 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache6>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -924,10 +924,10 @@ cpu25: cpu@25 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache6>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -960,10 +960,10 @@ cpu26: cpu@26 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache6>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -996,10 +996,10 @@ cpu27: cpu@27 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache6>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1032,10 +1032,10 @@ cpu28: cpu@28 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache7>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1068,10 +1068,10 @@ cpu29: cpu@29 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache7>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1104,10 +1104,10 @@ cpu30: cpu@30 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache7>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1140,10 +1140,10 @@ cpu31: cpu@31 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache7>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1176,10 +1176,10 @@ cpu32: cpu@32 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache8>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1212,10 +1212,10 @@ cpu33: cpu@33 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache8>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1248,10 +1248,10 @@ cpu34: cpu@34 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache8>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1284,10 +1284,10 @@ cpu35: cpu@35 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache8>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1320,10 +1320,10 @@ cpu36: cpu@36 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache9>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1356,10 +1356,10 @@ cpu37: cpu@37 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache9>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1392,10 +1392,10 @@ cpu38: cpu@38 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache9>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1428,10 +1428,10 @@ cpu39: cpu@39 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache9>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1464,10 +1464,10 @@ cpu40: cpu@40 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache10>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1500,10 +1500,10 @@ cpu41: cpu@41 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache10>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1536,10 +1536,10 @@ cpu42: cpu@42 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache10>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1572,10 +1572,10 @@ cpu43: cpu@43 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache10>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1608,10 +1608,10 @@ cpu44: cpu@44 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache11>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1644,10 +1644,10 @@ cpu45: cpu@45 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache11>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1680,10 +1680,10 @@ cpu46: cpu@46 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache11>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1716,10 +1716,10 @@ cpu47: cpu@47 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache11>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1752,10 +1752,10 @@ cpu48: cpu@48 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache12>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1788,10 +1788,10 @@ cpu49: cpu@49 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache12>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1824,10 +1824,10 @@ cpu50: cpu@50 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache12>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1860,10 +1860,10 @@ cpu51: cpu@51 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache12>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1896,10 +1896,10 @@ cpu52: cpu@52 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache13>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1932,10 +1932,10 @@ cpu53: cpu@53 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache13>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1968,10 +1968,10 @@ cpu54: cpu@54 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache13>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2004,10 +2004,10 @@ cpu55: cpu@55 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache13>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2040,10 +2040,10 @@ cpu56: cpu@56 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache14>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2076,10 +2076,10 @@ cpu57: cpu@57 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache14>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2112,10 +2112,10 @@ cpu58: cpu@58 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache14>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2148,10 +2148,10 @@ cpu59: cpu@59 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache14>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2184,10 +2184,10 @@ cpu60: cpu@60 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache15>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2220,10 +2220,10 @@ cpu61: cpu@61 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache15>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2256,10 +2256,10 @@ cpu62: cpu@62 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache15>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2292,10 +2292,10 @@ cpu63: cpu@63 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache15>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", --=20 2.43.0