From nobody Mon Feb 9 14:33:48 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AB1562F1FDE for ; Thu, 15 Jan 2026 06:49:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459774; cv=none; b=UHigCUflKNDjPDNpC1BAtYeuTuGU4QhqpEx5zaGI1k0KNJlnlQ2nZgBln+4OyuiwJ2pvSoOSF44Kjp0nQf6IirbZJWbpakYOjfEQNz8EmLsDXJ9wDeJq3OJWWy4ZiAxU6CDVDR6GQUWqCPhc21Eg84BmPeSbu2ymPhA/i3ubQmI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459774; c=relaxed/simple; bh=xp2OoNJ/JME6lm3gL5GdAzpj7J6D/7fvnMTRotvZFng=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rFLRKoQgqpBKUigWQDruivbXxVpdLtTXDIgS6zO1oXykG2PJGkEw1kZTLl899VwAKRztz7Dles/y3ZwFiwjlyZZK1fhh/I7eAtnsZ397yuCPvjCiFrWGoAfcxEzaeJSNuiXD8jMv7F8MGuMOh2ruV9c7kbbvP4VL6k1LLzG6QPE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Bh+Wb3WF; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=iCjBuaZm; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Bh+Wb3WF"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="iCjBuaZm" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6fmS43419433 for ; Thu, 15 Jan 2026 06:49:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DwRXuth5sOfxC/h8qXw02imj+yI96ScM9yQouU7S5aI=; b=Bh+Wb3WFRMM9n0G2 TsenAl+7U+YDDin/JWpnvDapA+EjzAaub6WORTlrypbXldYV7zrBK+P4Ro16G/8M 2vV1gYNqwVKsJ/atjiJeJTHjOjk/zjvZ6umX/wGKZbCs3crRXB3rob6LeoMiAv+b HHFZzbBxEKFzzystF9sIeYKqAJMcvPj5jVYDnJ96EyQL5JQwfIQxz1pvnoV4Bt9W ZpDiO/NEFKPVcp9O/eSGyc/iAI56BUGUw+w73Elm5fAg8QeGRPE70RAUUzvgqGTB vsmN9gelhQeSxir3ZqwgxkuAoPfxhqoQcTp+ChFQ/UeVSxBbwR14+1AIGSk50AsF 2W0EKQ== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bpjj89emu-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:24 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2ae32686ed0so4712069eec.0 for ; Wed, 14 Jan 2026 22:49:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459764; x=1769064564; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DwRXuth5sOfxC/h8qXw02imj+yI96ScM9yQouU7S5aI=; b=iCjBuaZmKxyBoVdbM8p8Y8S+SBmQ2hwEOZ/xNTwBvB1+7jUU6/lcDjEs1lTHuqnJlJ mTxj70/TRSIbxcIUbK2jP8nrlhTOesZVIf5l15BGRh9+4Ad4AlKMh32shcFyATqHbzmv FFHZzXh++tNWnik+RGbOzNcP+IACyo4vmRyZ6S+GoUpjUhXKvp74NalS4ZpBc3ZuuTbZ AEjzT9XE5Ruf2ifdvXUYkVoK481tGRwImBA+S43IAZKWpdh1bOBAPjZ8Hve6s4eT4MIU bgsVcgsbtc8ypQqFe8om0Q0UhkeqyEFHwI6oeVkqht2NAAEItGdI5kpJ1ZpfzwErcnJg 01Iw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459764; x=1769064564; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=DwRXuth5sOfxC/h8qXw02imj+yI96ScM9yQouU7S5aI=; b=v/PPT6OtXke+UBs/SK/Y77jlJzTd23V6XnFT/ZJnK/IM36IRNTyZZfDCgRv4c7mxtR 27KDsqX0eS+yMnhQ3TVmAm7cpQbQKIcchgsQ3lo3NZB7pR0TwsYLPGGdEDilEWKBr4L6 H49H3rbNMSAtRA2N703n8I5DLkDzVN9yc4HLwEJaaBMGEAA9Bjy9dLBrSxg09nm8VZnp +lSRv4Ku+6rrOcc7fn+F5UPvwvG+TRpbWyWYCKgli6K88QXPN5h7gzmtZfkBTNf4rIQZ weSehfQWLgiIQsK+TC/SbwQiBrd5Rsc/SwmeQyO2U9eWMAllR3EmpU39vJb+FdeTMzGn Zkdg== X-Forwarded-Encrypted: i=1; AJvYcCXkGR/s0eaWVtmsxwO9Rn37EcJIrovyQTuQeNfDpLZ07NrBXZCCYw2ZvkkwwJii21eX/Qonnr/b94h1pUg=@vger.kernel.org X-Gm-Message-State: AOJu0YwCqXgXmeR2+5Z7ZP8/19xvQ5kO1ZHopseCdCKiOlAP0lFuJq7n Ee0iDInfbUSqssI32Vff+SWLHVncAIx7XW83q0I7VlKotc9PV0oyXnWW3LZvY4SO0GwJqRIkr1k 0BwpFc4brSW5LfjTES//UHsUwtd1MSYdBRk1RxWnlka6aR0QJT0tarz7ph7rVWvqv4OA= X-Gm-Gg: AY/fxX7eR6MMf9TUGEuNFbT6TiRFwknGtTLGY3nNEU84qdWuwccl6wpTmiHaF6b0jWr OkADB9kxVO+rld4l7bMKIZeQ5XuMngak1F7lP3DhbHzoBA+AQecP5TtyKXpEn6x0zngnYOTu+Db gqo0nTf3aZcbt9aiNe2g60HasHl2cq4RUNTfFT1EYL1TvZKJrNwuPywlHOsloJG8sx1W69+xGeQ MNeR/xi4rcpFyl3byQNgkpiddrr87yTegKXF9K+likhEbZbBrUu7gmsqSFOnYqyQVEvNIHPtVlm BQMeGQd/t9G+QWU79I3O0XhR5Te5jHhzaj9jM+BjS1c/RmClbOvuMLNm6ouAftqLk/2Itaji6tF i4VgxrginRGKXVzVierQMsCzmXHeUUZqXNa02WL1+rfxO4/AGHg7jKnkvsIEM X-Received: by 2002:a05:7300:549:b0:2ae:57c2:7c96 with SMTP id 5a478bee46e88-2b4870693e7mr7578629eec.24.1768459764279; Wed, 14 Jan 2026 22:49:24 -0800 (PST) X-Received: by 2002:a05:7300:549:b0:2ae:57c2:7c96 with SMTP id 5a478bee46e88-2b4870693e7mr7578593eec.24.1768459763708; Wed, 14 Jan 2026 22:49:23 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:23 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:11 -0800 Subject: [PATCH v3 09/10] arm64: dts: qcom: kaanapali: Add support for MM clock controllers for Kaanapali Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-9-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Taniya Das X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=4376; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=A/wP8vKRq63n+rmtODpcZTle9QOXAomtcrBdNDPUjzs=; b=vy08cXOkAzQWjzy/Yg9fC13wMA1bkLb8PJ51Sm8d1rq/tJToVwJspoigcvchUnOq/OuiR/oIU 5I4gKtzdt8+C7/Lj7L+EESgQAB9Xd7XsLHWbPeiwGmPjDZC4Gb7YOkC X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-GUID: M0AXfSQ8teT-XHBCPByLCJkpjds1ylTV X-Proofpoint-ORIG-GUID: M0AXfSQ8teT-XHBCPByLCJkpjds1ylTV X-Authority-Analysis: v=2.4 cv=EIELElZC c=1 sm=1 tr=0 ts=69688df5 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=Y3HLYP14RHR0fgYgac8A:9 a=QEXdDO2ut3YA:10 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfX9uFtf+2ZVRhK mFuo1yZ0DStVpUJm/Z0+OKT0DidUbb32OdFbqINQXf1qLrMAf6xf8WTvFWnobP2x3iNPw0n2RSO uTNtek7X+y3qFbNKGUFAJyTCIPbfsJ5Z7sUjtuEVv+eujGZOsodmKp5tsskP5XbFAk/EInW0O9p RebB2igapTUtLPaWNLCVrIqAPaw0JkvIlXtsV+30U74B3wVgMqOZyxnbfsrX84rhYbEz2aguTQn vPEReuFI8LC7GEu18TyMO4H9xMQkC8S/S2NkL6rwU1XOEBmrLlWs0U5nIbmmJm1niH01GZFBSCw cNX1kjXqAxAH0vG+jpmgJ0C+8G6bHBRQwei/FVrQfkgdn6iBeS/UhjFx+3kC5zJ7TDwiJC9dqzA V4paYxIgv2iFRwco2bdtgHju7hPgLdKAPMXP0SVDeYwhN3RLrPHfKzw7aVMVlv7dFmj/ra9Ovu5 uRqLXAb6MV3XJgEdMCw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 clxscore=1015 impostorscore=0 malwarescore=0 suspectscore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 From: Taniya Das Add the device nodes for the multimedia clock controllers(cambistmclkcc, camcc, dispcc, videocc, gpucc and gxclkctl). Signed-off-by: Taniya Das Signed-off-by: Jingyi Wang --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 102 ++++++++++++++++++++++++++++= ++++ 1 file changed, 102 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 30705483ca20..8689715ae24f 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -3,7 +3,13 @@ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. */ =20 +#include +#include +#include #include +#include +#include +#include #include #include #include @@ -1594,6 +1600,24 @@ aggre_noc: interconnect@16e0000 { <&rpmhcc RPMH_IPA_CLK>; }; =20 + cambistmclkcc: clock-controller@1760000 { + compatible =3D "qcom,kaanapali-cambistmclkcc"; + reg =3D <0x0 0x1760000 0x0 0x6000>; + + clocks =3D <&gcc GCC_CAM_BIST_MCLK_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MX>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; + mmss_noc: interconnect@1780000 { compatible =3D "qcom,kaanapali-mmss-noc"; reg =3D <0x0 0x01780000 0x0 0x5b800>; @@ -2569,6 +2593,46 @@ tcsr: clock-controller@1fc0000 { #reset-cells =3D <1>; }; =20 + videocc: clock-controller@20f0000 { + compatible =3D "qcom,kaanapali-videocc"; + reg =3D <0x0 0x20f0000 0x0 0x10000>; + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_VIDEO_AHB_CLK>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + gxclkctl: clock-controller@3d64000 { + compatible =3D "qcom,kaanapali-gxclkctl"; + reg =3D <0x0 0x03d64000 0x0 0x6000>; + + power-domains =3D <&rpmhpd RPMHPD_GFX>, + <&rpmhpd RPMHPD_GMXC>, + <&gpucc GPU_CC_CX_GDSC>; + + #power-domain-cells =3D <1>; + }; + + gpucc: clock-controller@3d90000 { + compatible =3D "qcom,kaanapali-gpucc"; + reg =3D <0x0 0x3d90000 0x0 0x9800>; + + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_GPU_GPLL0_CLK_SRC>, + <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + remoteproc_adsp: remoteproc@6800000 { compatible =3D "qcom,kaanapali-adsp-pas", "qcom,sm8550-adsp-pas"; reg =3D <0x0 0x06800000 0x0 0x10000>; @@ -3139,6 +3203,44 @@ opp-202000000 { }; }; =20 + camcc: clock-controller@956d000 { + compatible =3D "qcom,kaanapali-camcc"; + reg =3D <0x0 0x956d000 0x0 0x80000>; + + clocks =3D <&gcc GCC_CAMERA_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + dispcc: clock-controller@9ba2000 { + compatible =3D "qcom,kaanapali-dispcc"; + reg =3D <0x0 0x9ba2000 0x0 0x20000>; + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <0>, <0>, <0>, <0>, + <0>, <0>, <0>, <0>, + <0>, <0>, <0>, <0>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + #reset-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,kaanapali-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, --=20 2.25.1