From nobody Sun Feb 8 13:45:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D892B2DC33F for ; Thu, 15 Jan 2026 06:49:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459764; cv=none; b=e2MBONsLQAdghCYoNWxCElzHmGnhnxe6tqScbTVUWgN2BaVC1qAGuH5KHstDSxOKaqq3yFVy6GywrOwNjKbimpmwyntH7Hn+gv8gwYDntJMQCEzcqK+AUu4wLMRV/frbvFC/QCdV08/7hXfadWriMhwYAx28psJQqp9PMFzH1dc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459764; c=relaxed/simple; bh=1em+TGSoqfXn7ixdbrG7OS7LqS9A8AeB5DOEyK4xRs0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ksjx/myrzPhwWmykqFVGYRnnKoWlxLlZvcvZf3MLX0MILiXdA7O+zWNbOHREn+P//QRn9JahTeC1mcng9qVWs9wMQdX/QdVVHezM7Qnnx5Y8KV62+Q71Jv9UwaAkl2wl5vTf24/TU89cKtk9zc8L+4lIODjD0BiTN9MRYK+3siU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=O6UW3se4; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ibnYUmhf; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="O6UW3se4"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ibnYUmhf" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6fgwX1581829 for ; Thu, 15 Jan 2026 06:49:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= nBLMhpAoxA7gX/R8PINLFKG5sxDHLas6GJap2I5S4kM=; b=O6UW3se4pQ/v6Ww1 b4esVb88n97hxuO0MxSH+BbwJUxmTBPH2tUmcEnIPS2Cq7lfCwUvUA5ePc1MuHhe VRM6BZXYVLo23haDUhVedNSrnNQh9XJ0KxEdCbNWJkFQnPHYdzGPJMLBXJUZRxg1 uUAToN16/iPEPKrrY00d255wP2vM78zIf4I0JdsqCfdKOfgJR9jwjfF6EYWbvZr/ pf5yuNuq9avvrlwuuvPe+NK0HLdmJHjsLEgNi0XTOWCW0aKSIo8GFwz4AuhB+xg7 IrXWmjr1FcW20HpcWRpOaKXFcB2BhL/9xfX3lDIfPSre3NPIJxNatB68ikqznZX4 nS1k0w== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bpj1psgps-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:17 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2adc3990fecso403926eec.1 for ; Wed, 14 Jan 2026 22:49:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459757; x=1769064557; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=nBLMhpAoxA7gX/R8PINLFKG5sxDHLas6GJap2I5S4kM=; b=ibnYUmhf06SU5+Uc86ZcB7BJnOi2+eZ5SVn5amakf7jU8MwxX+49dIkfgeFPsqahCy Q1nA4c69D1q27Ako1DHWJdkxQn43Pc6l/Sggg5ZkxVDdALOHqkfOPlLJOjPa4qtuidED /Cy6YO00qTZRZ5F5DdU6UfhevyxdgZcqdLrpZxTk1Pb/Gt/iGPsljPXPC/nITdliwUpU IE0g6HpT3+TWw8tb0v0GEWFdr2kg7I629vO8OpOc0i6DWy2/Hn6wL0KPh7ahP9/M06tC rMCH506DlXRs701LjpopWCyD+M9kX3n9kRIMchM8iEZoh2MxVPuikEXHIKVnpEOgLtlS NMVQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459757; x=1769064557; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=nBLMhpAoxA7gX/R8PINLFKG5sxDHLas6GJap2I5S4kM=; b=uZSBd4wlPAURyvMOCq79Uw8r7seG5IFzeIh+hqCe/4BiWkKVN56qUQhnX74fPPdgBh zy3l4MHEErRQkSwNWMOD85I8/1odplVyxyuBOKt6bHXUrmXkPkQ3xI/iibTHyxwfv98m SU4tHcDKlQdXXNAUJ994+tt9gIIpSHqkAX8/YKV2xhXMe7AON8SiwbINctBQA5GBJRrp dQ3j1oRauhlDprkJh7GSoWPP5NFAL+/SrUwCFlMuzpjfcWJkhvlqm/HZQhnLckGE4fpG 1e0b3eKaEKVg7g76LjdikV5AY/UIXpHKqsPvEXPB2KtBCIAxsYP5iDIMTcB/KlXAcNf7 BWyw== X-Forwarded-Encrypted: i=1; AJvYcCXFgnLcgIyQb1pGUoxTdV9Uol3MFV3wBI1TAZh69xCUUSFPE0EHmExs6vWAFR/kYw2PCww7W3maHp43o8c=@vger.kernel.org X-Gm-Message-State: AOJu0Yz8NsUJUmMbEapgqregLs0e540pnY6qlDDf7iX/xPZmQ7rLzk7c HDyElQT4Co5RIpjxAqRf9oc3vD5FhaziVjC7u228t/yrvjOuaT00iJvy+pOxUx5ZJPcNNGovmOg zWZrXOwAq4aN+5cfyC7NwUNwMbLjQXt2PzAZ+Yp4qd1hsOq5VahKJ4X5safGCiU+TQco= X-Gm-Gg: AY/fxX5jJT5s+Vw3Fwfh1i4k2q/UQQs+UBb4Mv6dBEKtSajbRJ76riHcarpKls3sBtQ QUZnh83a+7GNnS6YLrWu34waItilgTnmGNacJySAOpo1/a6z3SBiynNgQk5wJfTIwSWimLPeTVu K41ZVqR+D+xsFlVDykhwKlc08qn4LQ9mSfMSWc5oRumpNoblGqbVCvE3D5LokvixQazTMiSXotJ FwXoD+srNe+Vkmms/waxak6+MOTxMtJoj3LLe906AMnEx+yWXaOIb/OH0tL4Wk27QP9W6GPU+Ye 7/Kr/DJcOqoYZY1mT4t5ygO6L4b2iMo766uV5T1MUvppWZvzG04h6CgA4qKsACyje9POTTX9Duz kHxZ3xkbh7YdGwr/ZaCZZ2jYXP/6qqLhzSn722N+J4GLOrFTxHRzpwKsBZrB/ X-Received: by 2002:a05:7300:6c12:b0:2ae:556b:76f2 with SMTP id 5a478bee46e88-2b65b8e3500mr2754677eec.6.1768459756734; Wed, 14 Jan 2026 22:49:16 -0800 (PST) X-Received: by 2002:a05:7300:6c12:b0:2ae:556b:76f2 with SMTP id 5a478bee46e88-2b65b8e3500mr2754634eec.6.1768459756094; Wed, 14 Jan 2026 22:49:16 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:15 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:03 -0800 Subject: [PATCH v3 01/10] arm64: dts: qcom: kaanapali: add coresight nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-1-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Jie Gan , Konrad Dybcio X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=23446; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=Yx5VQyk9T8zr3doGPyurqp2OyqH3AdVL52ILnOdezUo=; b=uf7NvWPnUtZf/AUbk6wl4k02w2EI33BF3AZrxJ2zWxZAfXpd8KLF9a5h8kQ2lGbL1yzFmqj1f jdFgMvBNk8tAGWKViIMFcMR8kwQZSfViHl2yzkpZ17zIqPsVJ/+ThnV X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfX+Uf4bIVI/lv0 kXBWo7ZVZoXnUjyIpSNu61tN5pJsF0PSvD1klluM3BDdoV+ZJJ4knqNo5LsnU7XnhEc7WGU233t gppyjYTcDF+t9uqdXl+P0bHJn3Ncf07IJ9MXOf0pef8BIswLymuVqE9SuezZhJWk68iZXvRObED oZO9g1BTWsJ811huoDKbHNP33AyA1QQPjI4nx27873Dp97piMeyEvRCb9MvJIMNt2dvEnSsfb19 i2O4TkzfTun3HP4+KVcX4+cKwoV0BJyzDRNrFY2x+ssSfwh8zUyVlcWNcqK3mS7MYv10JdhW8UO 2A2Bm99cgEWmqak9E+i2+V5f+JKKtYBvYpbZlhg8vDLX3lEDOT7FbDQ122GyBmazRZjOGvvCBT8 23S610tBLb3FWs2U91rU0VPE1kzDAnV/amQWhkoKpUltgE4U0Je/LAAixPcNTBROJb7b/OmF56o 0SQBBvA/Y66CU65ph8Q== X-Authority-Analysis: v=2.4 cv=J+KnLQnS c=1 sm=1 tr=0 ts=69688ded cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=7UlbJtpOWuNyX1kucuYA:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-GUID: u5idjX7ln50PKTsev0AOCulTtYG7N4Cd X-Proofpoint-ORIG-GUID: u5idjX7ln50PKTsev0AOCulTtYG7N4Cd X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 priorityscore=1501 bulkscore=0 phishscore=0 clxscore=1015 suspectscore=0 malwarescore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 From: Jie Gan Add CoreSight nodes to enable trace paths such as TPDM->ETF and STM->ETF. These devices are part of the AOSS, CDSP, QDSS, modem and some small subsystems, such as DCC, GCC, ipcc and so on. Reviewed-by: Konrad Dybcio Signed-off-by: Jie Gan Signed-off-by: Jingyi Wang --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 1160 +++++++++++++++++++++++++++= ++++ 1 file changed, 1160 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 9ef57ad0ca71..6e231850d5d6 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -1080,6 +1080,1114 @@ card-detect-pins { }; }; =20 + stm@10002000 { + compatible =3D "arm,coresight-stm", "arm,primecell"; + reg =3D <0x0 0x10002000 0x0 0x1000>, + <0x0 0x16280000 0x0 0x180000>; + reg-names =3D "stm-base", + "stm-stimulus-base"; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + stm_out: endpoint { + remote-endpoint =3D <&funnel_in0_in7>; + }; + }; + }; + }; + + tpdm@10003000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x10003000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_dcc_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in0>; + }; + }; + }; + }; + + tpda@10004000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x10004000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_qdss_in0: endpoint { + remote-endpoint =3D <&tpdm_dcc_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_qdss_in1: endpoint { + remote-endpoint =3D <&tpdm_spdm_out>; + }; + }; + }; + + out-ports { + port { + tpda_qdss_out: endpoint { + remote-endpoint =3D <&funnel_in0_in6>; + }; + }; + }; + }; + + tpdm@1000f000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1000f000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_spdm_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in1>; + }; + }; + }; + }; + + funnel@10041000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x10041000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_in0_in0: endpoint { + remote-endpoint =3D <&tn_ag_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_in0_in6: endpoint { + remote-endpoint =3D <&tpda_qdss_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_in0_in7: endpoint { + remote-endpoint =3D <&stm_out>; + }; + }; + }; + + out-ports { + port { + funnel_in0_out: endpoint { + remote-endpoint =3D <&funnel_aoss_in6>; + }; + }; + }; + }; + + tpdm@11000000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11000000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_modem0_out: endpoint { + remote-endpoint =3D <&tpda_modem_in0>; + }; + }; + }; + }; + + tpda@11004000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x11004000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_modem_in0: endpoint { + remote-endpoint =3D <&tpdm_modem0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_modem_in1: endpoint { + remote-endpoint =3D <&tpdm_modem1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_modem_in2: endpoint { + remote-endpoint =3D <&tpdm_modem2_out>; + }; + }; + }; + + out-ports { + port { + tpda_modem_out: endpoint { + remote-endpoint =3D <&funnel_modem_dl_in0>; + }; + }; + }; + }; + + funnel@11005000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x11005000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_modem_dl_in0: endpoint { + remote-endpoint =3D <&tpda_modem_out>; + }; + }; + }; + + out-ports { + port { + funnel_modem_dl_out: endpoint { + remote-endpoint =3D <&tn_ag_in13>; + }; + }; + }; + }; + + tpdm@1102c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1102c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_gcc_out: endpoint { + remote-endpoint =3D <&tn_ag_in17>; + }; + }; + }; + }; + + tpdm@11180000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11180000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_cdsp_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in0>; + }; + }; + }; + }; + + tpdm@11183000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11183000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_cdsp_cmsr1_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in3>; + }; + }; + }; + }; + + tpdm@11184000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11184000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_cdsp_cmsr2_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in4>; + }; + }; + }; + }; + + tpdm@11185000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11185000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_cdsp_dpm1_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in5>; + }; + }; + }; + }; + + tpdm@11186000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11186000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_cdsp_dpm2_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in6>; + }; + }; + }; + }; + + tpda@11188000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x11188000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_cdsp_in0: endpoint { + remote-endpoint =3D <&tpdm_cdsp_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_cdsp_in1: endpoint { + remote-endpoint =3D <&tpdm_cdsp_llm_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_cdsp_in2: endpoint { + remote-endpoint =3D <&tpdm_cdsp_llm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + tpda_cdsp_in3: endpoint { + remote-endpoint =3D <&tpdm_cdsp_cmsr1_out>; + }; + }; + + port@4 { + reg =3D <4>; + + tpda_cdsp_in4: endpoint { + remote-endpoint =3D <&tpdm_cdsp_cmsr2_out>; + }; + }; + + port@5 { + reg =3D <5>; + + tpda_cdsp_in5: endpoint { + remote-endpoint =3D <&tpdm_cdsp_dpm1_out>; + }; + }; + + port@6 { + reg =3D <6>; + + tpda_cdsp_in6: endpoint { + remote-endpoint =3D <&tpdm_cdsp_dpm2_out>; + }; + }; + }; + + out-ports { + port { + tpda_cdsp_out: endpoint { + remote-endpoint =3D <&funnel_cdsp_in0>; + }; + }; + }; + }; + + funnel@11189000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x11189000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_cdsp_in0: endpoint { + remote-endpoint =3D <&tpda_cdsp_out>; + }; + }; + }; + + out-ports { + port { + funnel_cdsp_out: endpoint { + remote-endpoint =3D <&tn_ag_in16>; + }; + }; + }; + }; + + tpdm@111a3000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a3000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_pmu_out: endpoint { + remote-endpoint =3D <&tn_ag_in29>; + }; + }; + }; + }; + + tpdm@111a4000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a4000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_qrng_out: endpoint { + remote-endpoint =3D <&tn_ag_in18>; + }; + }; + }; + }; + + tpdm@111a5000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a5000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_dlmm_out: endpoint { + remote-endpoint =3D <&tn_ag_in25>; + }; + }; + }; + }; + + tpdm@111a6000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a6000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_north_dsb_out: endpoint { + remote-endpoint =3D <&tn_ag_in26>; + }; + }; + }; + }; + + tpdm@111a7000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a7000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_south_dsb_out: endpoint { + remote-endpoint =3D <&tn_ag_in27>; + }; + }; + }; + }; + + tpdm@111a8000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a8000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_rdpm_cmb0_out: endpoint { + remote-endpoint =3D <&tn_ag_in30>; + }; + }; + }; + }; + + tpdm@111a9000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a9000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_rdpm_cmb1_out: endpoint { + remote-endpoint =3D <&tn_ag_in31>; + }; + }; + }; + }; + + tpdm@111aa000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111aa000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_rdpm_cmb2_out: endpoint { + remote-endpoint =3D <&tn_ag_in32>; + }; + }; + }; + }; + + tpdm@111ab000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111ab000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb0_out: endpoint { + remote-endpoint =3D <&tn_ag_in36>; + }; + }; + }; + }; + + tpdm@111ac000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111ac000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb1_out: endpoint { + remote-endpoint =3D <&tn_ag_in28>; + }; + }; + }; + }; + + tpdm@111ad000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111ad000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb2_out: endpoint { + remote-endpoint =3D <&tn_ag_in34>; + }; + }; + }; + }; + + tpdm@111ae000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111ae000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb3_out: endpoint { + remote-endpoint =3D <&tn_ag_in37>; + }; + }; + }; + }; + + tpdm@111af000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111af000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb4_out: endpoint { + remote-endpoint =3D <&tn_ag_in35>; + }; + }; + }; + }; + + tpdm@111b3000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111b3000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_pcie_rscc_out: endpoint { + remote-endpoint =3D <&tn_ag_in8>; + }; + }; + }; + }; + + tn@111b8000 { + compatible =3D "qcom,coresight-tnoc", "arm,primecell"; + reg =3D <0x0 0x111b8000 0x0 0x4200>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@8 { + reg =3D <8>; + + tn_ag_in8: endpoint { + remote-endpoint =3D <&tpdm_pcie_rscc_out>; + }; + }; + + port@d { + reg =3D <0xd>; + + tn_ag_in13: endpoint { + remote-endpoint =3D <&funnel_modem_dl_out>; + }; + }; + + port@10 { + reg =3D <0x10>; + + tn_ag_in16: endpoint { + remote-endpoint =3D <&funnel_cdsp_out>; + }; + }; + + port@11 { + reg =3D <0x11>; + + tn_ag_in17: endpoint { + remote-endpoint =3D <&tpdm_gcc_out>; + }; + }; + + port@12 { + reg =3D <0x12>; + + tn_ag_in18: endpoint { + remote-endpoint =3D <&tpdm_qrng_out>; + }; + }; + + port@13 { + reg =3D <0x13>; + + tn_ag_in19: endpoint { + remote-endpoint =3D <&tpdm_qm_out>; + }; + }; + + port@15 { + reg =3D <0x15>; + + tn_ag_in21: endpoint { + remote-endpoint =3D <&tpdm_ipa_out>; + }; + }; + + port@19 { + reg =3D <0x19>; + + tn_ag_in25: endpoint { + remote-endpoint =3D <&tpdm_dlmm_out>; + }; + }; + + port@1a { + reg =3D <0x1a>; + + tn_ag_in26: endpoint { + remote-endpoint =3D <&tpdm_north_dsb_out>; + }; + }; + + port@1b { + reg =3D <0x1b>; + + tn_ag_in27: endpoint { + remote-endpoint =3D <&tpdm_south_dsb_out>; + }; + }; + + port@1c { + reg =3D <0x1c>; + + tn_ag_in28: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb1_out>; + }; + }; + + port@1d { + reg =3D <0x1d>; + + tn_ag_in29: endpoint { + remote-endpoint =3D <&tpdm_pmu_out>; + }; + }; + + port@1e { + reg =3D <0x1e>; + + tn_ag_in30: endpoint { + remote-endpoint =3D <&tpdm_rdpm_cmb0_out>; + }; + }; + + port@1f { + reg =3D <0x1f>; + + tn_ag_in31: endpoint { + remote-endpoint =3D <&tpdm_rdpm_cmb1_out>; + }; + }; + + port@20 { + reg =3D <0x20>; + + tn_ag_in32: endpoint { + remote-endpoint =3D <&tpdm_rdpm_cmb2_out>; + }; + }; + + port@22 { + reg =3D <0x22>; + + tn_ag_in34: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb2_out>; + }; + }; + + port@23 { + reg =3D <0x23>; + + tn_ag_in35: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb4_out>; + }; + }; + + port@24 { + reg =3D <0x24>; + + tn_ag_in36: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb0_out>; + }; + }; + + port@25 { + reg =3D <37>; + + tn_ag_in37: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb3_out>; + }; + }; + }; + + out-ports { + port { + tn_ag_out: endpoint { + remote-endpoint =3D <&funnel_in0_in0>; + }; + }; + }; + }; + + tpdm@111d0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111d0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_qm_out: endpoint { + remote-endpoint =3D <&tn_ag_in19>; + }; + }; + }; + }; + + tpdm@11303000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11303000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio4_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in4>; + }; + }; + }; + }; + + funnel@11304000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x11304000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@5 { + reg =3D <5>; + + funnel_aoss_in5: endpoint { + remote-endpoint =3D <&tpda_aoss_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_aoss_in6: endpoint { + remote-endpoint =3D <&funnel_in0_out>; + }; + }; + + }; + + out-ports { + port { + funnel_aoss_out: endpoint { + remote-endpoint =3D <&tmc_etf_in>; + }; + }; + }; + }; + + tmc@11305000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x11305000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tmc_etf_in: endpoint { + remote-endpoint =3D <&funnel_aoss_out>; + }; + }; + }; + }; + + tpda@11308000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x11308000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_aoss_in0: endpoint { + remote-endpoint =3D <&tpdm_swao_prio0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_aoss_in1: endpoint { + remote-endpoint =3D <&tpdm_swao_prio1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_aoss_in2: endpoint { + remote-endpoint =3D <&tpdm_swao_prio2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + tpda_aoss_in3: endpoint { + remote-endpoint =3D <&tpdm_swao_prio3_out>; + }; + }; + + port@4 { + reg =3D <4>; + + tpda_aoss_in4: endpoint { + remote-endpoint =3D <&tpdm_swao_prio4_out>; + }; + }; + + port@5 { + reg =3D <5>; + + tpda_aoss_in5: endpoint { + remote-endpoint =3D <&tpdm_swao_out>; + }; + }; + }; + + out-ports { + port { + tpda_aoss_out: endpoint { + remote-endpoint =3D <&funnel_aoss_in5>; + }; + }; + }; + }; + + tpdm@11309000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11309000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio0_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in0>; + }; + }; + }; + }; + + tpdm@1130a000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1130a000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio1_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in1>; + }; + }; + }; + }; + + tpdm@1130b000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1130b000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio2_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in2>; + }; + }; + }; + }; + + tpdm@1130c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1130c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio3_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in3>; + }; + }; + }; + }; + + tpdm@1130d000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1130d000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_swao_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in5>; + }; + }; + }; + }; + + tpdm@11422000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11422000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_ipa_out: endpoint { + remote-endpoint =3D <&tn_ag_in21>; + }; + }; + }; + }; + sram@14680000 { compatible =3D "qcom,kaanapali-imem", "mmio-sram"; reg =3D <0x0 0x14680000 0x0 0x1000>; @@ -1603,4 +2711,56 @@ timer { , ; }; + + tpdm-cdsp-llm { + compatible =3D "qcom,coresight-static-tpdm"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_cdsp_llm_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in1>; + }; + }; + }; + }; + + tpdm-cdsp-llm2 { + compatible =3D "qcom,coresight-static-tpdm"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_cdsp_llm2_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in2>; + }; + }; + }; + }; + + tpdm-modem1 { + compatible =3D "qcom,coresight-static-tpdm"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_modem1_out: endpoint { + remote-endpoint =3D <&tpda_modem_in1>; + }; + }; + }; + }; + + tpdm-modem2 { + compatible =3D "qcom,coresight-static-tpdm"; + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_modem2_out: endpoint { + remote-endpoint =3D <&tpda_modem_in2>; + }; + }; + }; + }; }; --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 232662F260F for ; Thu, 15 Jan 2026 06:49:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459771; cv=none; b=RTrueS3JfZki1Ost+iVHv+rWMBrCTL2ET+S2lMEFQ/8IeK2pjWhV7LfaaeeqGQFkEwOB46RHJik7R8tPZWesiJ1AyyYzYiwW8N8T3XH7DMHEEZseeS9CBylVr0Y7uzhlR3UiCN/CrXQ+baOWlceG+IouCie9ebYkOI3CHD6Qac0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459771; c=relaxed/simple; bh=4PsvtiHhkKNCfVje7EzWHMRQGfIVqiZ0u1Fgb5LtN8s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fTuPsDt/E2J+vY85gJtJEhDAbEI/ECBYmpxsPNPeeCRSa+6YYUi6UmpzPunyQJGxzfIecuIBsILm/Asn6Z5FT3plglzt/dsoN56BqKobTf/eYPVMIZzjdHjwkF2kQavCTAXOPb2vcDNdLnHRTWuHIa8CToQqYyfTdF8MJNgzQFk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=M7ZNKEHy; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=AQNfNcFT; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="M7ZNKEHy"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="AQNfNcFT" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6fr2A1745060 for ; Thu, 15 Jan 2026 06:49:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HDM1t+lmmPwaQXBkFO7yLA0byEcNgXgMJ4e5fa3lIfI=; b=M7ZNKEHyv/mYiOEc t2o2uNtfhJM2I4AU+efpEOLVghf2wRty2x4uiVyijX97vQRTUF/ZHNKxD7kp5Nfb 2HUeHWz53B+wnE3iaoMRJtJQP3Afu9D07HY51MiluXmi/28nrGQ5nIqxNLe5WMnD l3PeR46amFRz9BpBRgKPlnnkv87nVS5726WX6Owba7Z7hPbCSj/tdtVqC484JyAB 7J2lvQy28OUORuGAjGZKgu4GP5IkV3zmGu6EUdYnXRuADCToG3LDAXJTy48TJlyu Cbg7krviQT+LRa3gZMIssTfzycdVjx5Lq6ujB8inbWMeOQMWNwRoRkvOeM+YOp4z HKvdYw== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bptu2g2bt-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:19 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2b47ce772e4so2803587eec.1 for ; Wed, 14 Jan 2026 22:49:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459759; x=1769064559; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=HDM1t+lmmPwaQXBkFO7yLA0byEcNgXgMJ4e5fa3lIfI=; b=AQNfNcFTf4lW4o3CBL2ZOlep2TPqYNkMSYp5LLvKmqV35sMqsy1eKGAZL4qcNcao+N wwGx/FLWc+WKHmj7YUftIK87uYWwHLUWESijfA8czrsBdFjHaWfhapQdc/EnrZJQO4Es vLlweF9SwYOX5J+P9wjGCOloOWnvqfAuBH4VQ7fredukRFdolmjD+GifGHtl2wAjRvnQ vprgjLaBw3Xk3N8QjkbUY6Ddd4C2Wz2blN6zOqSE66V6EIiDrYsnkr9C1/nIlR6+PrlA cP5ErEF39fKjoJ8A76nvj6G50BYK7KDvZSEvNorI1LBCKj74Ww3oj/5WdgcWFj86lgwK P2+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459759; x=1769064559; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=HDM1t+lmmPwaQXBkFO7yLA0byEcNgXgMJ4e5fa3lIfI=; b=UZPP6xqkxkunPIz4vNlmD3csx0eKeOqFazyYfg+D8b7iKpmpvGWXMUQzPRT5pbH1pi Q/AF3a5QblNmgHXubwi8NofFq3AfclZPPJkScFlylmzFKxDl7z9Rr5llpb9wmpN9DX91 pF8ffqD3/3A7TkYMYpMwRx6FmJKDd2aAZ/JiZR7NSidwz/lhGWM9hnlNiSEyrpTk7jHx 3CB+5vRsFLsCgUOcDDBdJY1iHeMOz8yG/k7QpvtrDpqquIzj9Ucm7Y3V9YflpwZbGuhb dKcL4a0rIaIwhP6lPavg1/1xvXUtrv1hzHrkoGFl5ZRE3wYeHYjkYltNqQZnn8Eu+nkO aJKQ== X-Forwarded-Encrypted: i=1; AJvYcCXDPI5t9r5lRoLNd3v652qgu4gxeqTlozBiSnNMvrDBhFdiCP9icGW88xpWmPTWQY7lzm356Rt09p2plTM=@vger.kernel.org X-Gm-Message-State: AOJu0YwactsMw5f3pT022qBF7A35S/ypC7AI9EZNSoUPDXo+i3JloTPh LPCec9uHp8nX2CMX0QQWr2tgUenKs6bf1fb5o2SO+c3qYhLIsKkv2TCO9Y0ZkNBbNBxhxLY3Nww Z7X0rmLxAZevvfV9veIiWQS2G+yD1qEvZFum5j72tZBSeFB8T/e2+CFXOo3+T4AV1FmI= X-Gm-Gg: AY/fxX5G1FBOiCYbLugXjpLL4DS4dFP8A1jk9AcZEK1clrhttV9LoOZ/SGa22Pk0tku JU/dDt9tlc18Zg31scxdTtOiEK1+I8jjeDeU+UzlsyBgjf4JDbFP2Rk0gUT0iVWrQ1pT71Z/sY9 IWGSi0nlxiMBBJww99xhq44mPFXZUEkokY7JXgfUo7azeWtgzJooyuZUxy77SptDHLHj04gMYVl a39aJ7ed2TfBZLbPEm9PxTITs10ZG+Mo492cpMXZbQvFpkUDQbKpNh/0eDcRDlrq67Xvs6NVZ4m 9eGnMR5euouwAQ6HoP+EX2opd6Ituj3i7HZtecnmyYyt+MEZel6Zg/qVQr6NaoA+u2LfuI9BJFo 1Se9v15joF8e5+AmX0AfWhg8BX6cHeQoYzn6UAXDLfVllVRIi/IYSJ02cQrXp X-Received: by 2002:a05:7300:6901:b0:2b0:1607:6d02 with SMTP id 5a478bee46e88-2b4870b4d1amr7112834eec.31.1768459757783; Wed, 14 Jan 2026 22:49:17 -0800 (PST) X-Received: by 2002:a05:7300:6901:b0:2b0:1607:6d02 with SMTP id 5a478bee46e88-2b4870b4d1amr7112809eec.31.1768459757048; Wed, 14 Jan 2026 22:49:17 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:16 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:04 -0800 Subject: [PATCH v3 02/10] arm64: dts: qcom: kaanapali: Add QUPv3 configuration for serial engines Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-2-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Jyothi Kumar Seerapu X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=61157; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=P7gnV1hvBlJar1e1xCZMD4xiMK+8n8j4hpAFOod3xu4=; b=Lky8rPp3xSdbmx0/ffp4fpre666Z8PoiWCBIB45D/BogYQkZ5JC1jdA0nJZHJCJmY/kjjWJVK EU+JvzytM3ZCZ9MdK0KzTsn+TlsdaLT6SN2JLeicZlbkI/6CIY2Fgzm X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfXwkGnNZ1kVGV0 wvfGyl6OOUgYTIIJJePSdLhdWpP9XKngT0xVq+yZW2+vNrUy7lo9sNgTsx30Ps8GDQ3b3uORysH QafBetypmEhSIuZDW0Hk40wyaJJY+eVW6XjUgvaI3NhYaf1yL+Vj9cDxkuLK5dO17DJcFU7UTjw Dn6aavbpUqztgm8Nh/NRe6DYXdM45Phdkv5XjsndVM9bFeIlWhTdA/KugwpvgTMFnte8/6GMSrt 1gK9wGcx6kTzNtAxiLnXXlXHqVxU4pWDsEVxh8US4Fh3IR8TIArs325l/JYr3hCrBxRDLwwQhCD QEGacgmxlbVCN0s1rWxzc2RksJ5lEaQyqF8aiiKxYJAL5ZRyjSPptvKuLrxPlqux9zxxMHczbWA mdLGGNyNOia5626cHQKesfLtmteeCggxYEOUNDZDevT0S/UqJiYJpeZqWt4/sokz+Nn4yEZfpom kmm5nS5adqigys/HVTA== X-Proofpoint-ORIG-GUID: bnJiK-nQo8Xac11i34dueNs5C0sppihA X-Authority-Analysis: v=2.4 cv=W6Y1lBWk c=1 sm=1 tr=0 ts=69688def cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=ejbl41xVDxFUV4oecBwA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-GUID: bnJiK-nQo8Xac11i34dueNs5C0sppihA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 priorityscore=1501 phishscore=0 suspectscore=0 lowpriorityscore=0 spamscore=0 impostorscore=0 malwarescore=0 clxscore=1015 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 From: Jyothi Kumar Seerapu Add device tree support for QUPv3 serial engine protocols on Kaanapali. Kaanapali has 24 QUP serial engines across 4 QUP wrappers, each with support of GPI DMA engines, and it also includes 5 I2C hubs. Signed-off-by: Jyothi Kumar Seerapu Signed-off-by: Jingyi Wang Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 2092 +++++++++++++++++++++++++++= ++++ 1 file changed, 2092 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 6e231850d5d6..df05d204ed41 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -6,6 +6,7 @@ #include #include #include +#include #include #include #include @@ -468,6 +469,508 @@ gcc: clock-controller@100000 { #power-domain-cells =3D <1>; }; =20 + gpi_dma2: dma-controller@800000 { + compatible =3D "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x00800000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <12>; + dma-channel-mask =3D <0x1f>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0x436 0x0>; + dma-coherent; + }; + + qupv3_2: geniqup@8c0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x008c0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_2_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_2_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + iommus =3D <&apps_smmu 0x423 0x0>; + + dma-coherent; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + i2c8: i2c@880000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00880000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 0 QCOM_GPI_I2C>, + <&gpi_dma2 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c8_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi8: spi@880000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00880000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma2 0 0 QCOM_GPI_SPI>, + <&gpi_dma2 1 0 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi8_data_clk>, <&qup_spi8_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c9: i2c@884000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00884000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 1 QCOM_GPI_I2C>, + <&gpi_dma2 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c9_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi9: spi@884000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00884000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma2 0 1 QCOM_GPI_SPI>, + <&gpi_dma2 1 1 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi9_data_clk>, <&qup_spi9_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c10: i2c@888000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00888000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 2 QCOM_GPI_I2C>, + <&gpi_dma2 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c10_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi10: spi@888000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00888000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma2 0 2 QCOM_GPI_SPI>, + <&gpi_dma2 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi10_data_clk>, <&qup_spi10_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c11: i2c@88c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x0088c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 3 QCOM_GPI_I2C>, + <&gpi_dma2 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c11_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi11: spi@88c000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x0088c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma2 0 3 QCOM_GPI_SPI>, + <&gpi_dma2 1 3 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi11_data_clk>, <&qup_spi11_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c12: i2c@890000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00890000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 4 QCOM_GPI_I2C>, + <&gpi_dma2 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c12_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + }; + + i2c_master_hub: geniqup@9c0000 { + compatible =3D "qcom,geni-se-i2c-master-hub"; + reg =3D <0x0 0x009c0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_I2C_S_AHB_CLK>; + clock-names =3D "s-ahb"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + i2c_hub_0: i2c@980000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x00980000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S0_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c0_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c_hub_1: i2c@984000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x00984000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S1_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c1_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c_hub_2: i2c@988000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x00988000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S2_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c2_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c_hub_3: i2c@98c000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x0098c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S3_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c3_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c_hub_4: i2c@990000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x00990000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S4_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c4_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + }; + + gpi_dma1: dma-controller@a00000 { + compatible =3D "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x00a00000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <12>; + dma-channel-mask =3D <0x1f>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0xb6 0x0>; + dma-coherent; + }; + qupv3_1: geniqup@ac0000 { compatible =3D "qcom,geni-se-qup"; reg =3D <0x0 0x00ac0000 0x0 0x2000>; @@ -485,6 +988,447 @@ qupv3_1: geniqup@ac0000 { #size-cells =3D <2>; ranges; =20 + i2c0: i2c@a80000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 0 QCOM_GPI_I2C>, + <&gpi_dma1 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c0_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi0: spi@a80000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 0 QCOM_GPI_SPI>, + <&gpi_dma1 1 0 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi0_data_clk>, <&qup_spi0_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c1: i2c@a84000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 1 QCOM_GPI_I2C>, + <&gpi_dma1 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c1_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi1: spi@a84000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 1 QCOM_GPI_SPI>, + <&gpi_dma1 1 1 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi1_data_clk>, <&qup_spi1_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c2: i2c@a88000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 2 QCOM_GPI_I2C>, + <&gpi_dma1 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c2_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi2: spi@a88000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 2 QCOM_GPI_SPI>, + <&gpi_dma1 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi2_data_clk>, <&qup_spi2_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c3: i2c@a8c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 3 QCOM_GPI_I2C>, + <&gpi_dma1 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c3_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi3: spi@a8c000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 3 QCOM_GPI_SPI>, + <&gpi_dma1 1 3 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi3_data_clk>, <&qup_spi3_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c4: i2c@a90000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 4 QCOM_GPI_I2C>, + <&gpi_dma1 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c4_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi4: spi@a90000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 4 QCOM_GPI_SPI>, + <&gpi_dma1 1 4 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi4_data_clk>, <&qup_spi4_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c5: i2c@a94000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 5 QCOM_GPI_I2C>, + <&gpi_dma1 1 5 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c5_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi5: spi@a94000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 5 QCOM_GPI_SPI>, + <&gpi_dma1 1 5 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi5_data_clk>, <&qup_spi5_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c6: i2c@a98000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 6 QCOM_GPI_I2C>, + <&gpi_dma1 1 6 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c6_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi6: spi@a98000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 6 QCOM_GPI_SPI>, + <&gpi_dma1 1 6 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi6_data_clk>, <&qup_spi6_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + uart7: serial@a9c000 { compatible =3D "qcom,geni-debug-uart"; reg =3D <0x0 0x00a9c000 0x0 0x4000>; @@ -566,6 +1510,653 @@ mmss_noc: interconnect@1780000 { #interconnect-cells =3D <2>; }; =20 + gpi_dma3: dma-controller@1900000 { + compatible =3D "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x01900000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <12>; + dma-channel-mask =3D <0x1e>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0x4d6 0x0>; + dma-coherent; + }; + + qupv3_3: geniqup@19c0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x019c0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_3_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_3_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + iommus =3D <&apps_smmu 0x4c3 0x0>; + + dma-coherent; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + i2c13: i2c@1980000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01980000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 0 QCOM_GPI_I2C>, + <&gpi_dma3 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c13_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c14: i2c@1984000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01984000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 1 QCOM_GPI_I2C>, + <&gpi_dma3 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c14_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi14: spi@1984000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01984000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma3 0 1 QCOM_GPI_SPI>, + <&gpi_dma3 1 1 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi14_data_clk>, <&qup_spi14_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c15: i2c@1988000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01988000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 2 QCOM_GPI_I2C>, + <&gpi_dma3 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c15_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi15: spi@1988000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01988000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma3 0 2 QCOM_GPI_SPI>, + <&gpi_dma3 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi15_data_clk>, <&qup_spi15_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c16: i2c@198c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x0198c000 0x0 0x4000>; + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 3 QCOM_GPI_I2C>, + <&gpi_dma3 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c16_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi16: spi@198c000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x198c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma3 0 3 QCOM_GPI_SPI>, + <&gpi_dma3 1 3 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi16_data_clk>, <&qup_spi16_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c17: i2c@1990000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01990000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 4 QCOM_GPI_I2C>, + <&gpi_dma3 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c17_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi17: spi@1990000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01990000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma3 0 4 QCOM_GPI_SPI>, + <&gpi_dma3 1 4 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi17_data_clk>, <&qup_spi17_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart18: serial@1994000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x01994000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart18_default>, <&qup_uart18_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + }; + + gpi_dma4: dma-controller@1a00000 { + compatible =3D "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x01a00000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <12>; + dma-channel-mask =3D <0x1e>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0x536 0x0>; + dma-coherent; + }; + + qupv3_4: geniqup@1ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x01ac0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_4_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_4_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + iommus =3D <&apps_smmu 0x523 0x0>; + + dma-coherent; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + i2c19: i2c@1a80000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 0 QCOM_GPI_I2C>, + <&gpi_dma4 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c19_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi19: spi@1a80000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma4 0 0 QCOM_GPI_SPI>, + <&gpi_dma4 1 0 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi19_data_clk>, <&qup_spi19_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c20: i2c@1a84000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 1 QCOM_GPI_I2C>, + <&gpi_dma4 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c20_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi20: spi@1a84000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma4 0 1 QCOM_GPI_SPI>, + <&gpi_dma4 1 1 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi20_data_clk>, <&qup_spi20_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c21: i2c@1a88000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 2 QCOM_GPI_I2C>, + <&gpi_dma4 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c21_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi21: spi@1a88000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma4 0 2 QCOM_GPI_SPI>, + <&gpi_dma4 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi21_data_clk>, <&qup_spi21_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c22: i2c@1a8c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 3 QCOM_GPI_I2C>, + <&gpi_dma4 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c22_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c23: i2c@1a90000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 4 QCOM_GPI_I2C>, + <&gpi_dma4 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c23_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + }; + pcie0: pcie@1c00000 { device_type =3D "pci"; compatible =3D "qcom,kaanapali-pcie", "qcom,pcie-sm8550"; @@ -1017,6 +2608,491 @@ tlmm: pinctrl@f100000 { #interrupt-cells =3D <2>; wakeup-parent =3D <&pdc>; =20 + hub_i2c0_data_clk: hub-i2c0-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio66", "gpio67"; + function =3D "i2chub0_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + hub_i2c1_data_clk: hub-i2c1-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio78", "gpio79"; + function =3D "i2chub0_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + hub_i2c2_data_clk: hub-i2c2-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio68", "gpio69"; + function =3D "i2chub0_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + hub_i2c3_data_clk: hub-i2c3-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio70", "gpio71"; + function =3D "i2chub0_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + hub_i2c4_data_clk: hub-i2c4-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio72", "gpio73"; + function =3D "i2chub0_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c0_data_clk: qup-i2c0-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio80", "gpio83"; + function =3D "qup1_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c1_data_clk: qup-i2c1-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio74", "gpio75"; + function =3D "qup1_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c2_data_clk: qup-i2c2-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio40", "gpio41"; + function =3D "qup1_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c3_data_clk: qup-i2c3-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio44", "gpio45"; + function =3D "qup1_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c4_data_clk: qup-i2c4-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio36", "gpio37"; + function =3D "qup1_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c5_data_clk: qup-i2c5-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio52", "gpio53"; + function =3D "qup1_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c6_data_clk: qup-i2c6-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio56", "gpio57"; + function =3D "qup1_se6"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c8_data_clk: qup-i2c8-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio0", "gpio1"; + function =3D "qup2_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c9_data_clk: qup-i2c9-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio4", "gpio5"; + function =3D "qup2_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c10_data_clk: qup-i2c10-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio117", "gpio118"; + function =3D "qup2_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c11_data_clk: qup-i2c11-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio122", "gpio123"; + function =3D "qup2_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c12_data_clk: qup-i2c12-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio208", "gpio209"; + function =3D "qup2_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c13_data_clk: qup-i2c13-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio64", "gpio65"; + function =3D "qup3_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c14_data_clk: qup-i2c14-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio8", "gpio9"; + function =3D "qup3_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c15_data_clk: qup-i2c15-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio12", "gpio13"; + function =3D "qup3_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c16_data_clk: qup-i2c16-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio16", "gpio17"; + function =3D "qup3_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c17_data_clk: qup-i2c17-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio20", "gpio21"; + function =3D "qup3_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c19_data_clk: qup-i2c19-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio48", "gpio49"; + function =3D "qup4_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c20_data_clk: qup-i2c20-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio28", "gpio29"; + function =3D "qup4_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c21_data_clk: qup-i2c21-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio32", "gpio33"; + function =3D "qup4_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c22_data_clk: qup-i2c22-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio121", "gpio84"; + function =3D "qup4_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c23_data_clk: qup-i2c23-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio161", "gpio162"; + function =3D "qup4_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_spi0_cs: qup-spi0-cs-state { + pins =3D "gpio81"; + function =3D "qup1_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi0_data_clk: qup-spi0-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio80", "gpio83", "gpio82"; + function =3D "qup1_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi1_cs: qup-spi1-cs-state { + pins =3D "gpio77"; + function =3D "qup1_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi1_data_clk: qup-spi1-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio74", "gpio75", "gpio76"; + function =3D "qup1_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi2_cs: qup-spi2-cs-state { + pins =3D "gpio43"; + function =3D "qup1_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi2_data_clk: qup-spi2-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio40", "gpio41", "gpio42"; + function =3D "qup1_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi3_cs: qup-spi3-cs-state { + pins =3D "gpio47"; + function =3D "qup1_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi3_data_clk: qup-spi3-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio44", "gpio45", "gpio46"; + function =3D "qup1_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi4_cs: qup-spi4-cs-state { + pins =3D "gpio39"; + function =3D "qup1_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi4_data_clk: qup-spi4-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio36", "gpio37", "gpio38"; + function =3D "qup1_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi5_cs: qup-spi5-cs-state { + pins =3D "gpio55"; + function =3D "qup1_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi5_data_clk: qup-spi5-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio52", "gpio53", "gpio54"; + function =3D "qup1_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi6_cs: qup-spi6-cs-state { + pins =3D "gpio59"; + function =3D "qup1_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi6_data_clk: qup-spi6-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio56", "gpio57", "gpio58"; + function =3D "qup1_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi8_cs: qup-spi8-cs-state { + pins =3D "gpio3"; + function =3D "qup2_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi8_data_clk: qup-spi8-data-clk-state { + /* MISO, MOSI, CLK */pins =3D "gpio0", "gpio1", "gpio2"; + function =3D "qup2_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi9_cs: qup-spi9-cs-state { + pins =3D "gpio7"; + function =3D "qup2_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi9_data_clk: qup-spi9-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio4", "gpio5", "gpio6"; + function =3D "qup2_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi10_cs: qup-spi10-cs-state { + pins =3D "gpio120"; + function =3D "qup2_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi10_data_clk: qup-spi10-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio117", "gpio118", "gpio119"; + function =3D "qup2_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi11_cs: qup-spi11-cs-state { + pins =3D "gpio125"; + function =3D "qup2_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi11_data_clk: qup-spi11-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio122", "gpio123", "gpio124"; + function =3D "qup2_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi14_cs: qup-spi14-cs-state { + pins =3D "gpio11"; + function =3D "qup3_se1"; + drive-strength =3D <6>; + bias-pull-up; + }; + + qup_spi14_data_clk: qup-spi14-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio8", "gpio9", "gpio10"; + function =3D "qup3_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi15_cs: qup-spi15-cs-state { + pins =3D "gpio15"; + function =3D "qup3_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi15_data_clk: qup-spi15-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio12", "gpio13", "gpio14"; + function =3D "qup3_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi16_cs: qup-spi16-cs-state { + pins =3D "gpio19"; + function =3D "qup3_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi16_data_clk: qup-spi16-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio16", "gpio17", "gpio18"; + function =3D "qup3_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi17_cs: qup-spi17-cs-state { + pins =3D "gpio23"; + function =3D "qup3_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi17_data_clk: qup-spi17-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio20", "gpio21", "gpio22"; + function =3D "qup3_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi19_cs: qup-spi19-cs-state { + pins =3D "gpio51"; + function =3D "qup4_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi19_data_clk: qup-spi19-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio48", "gpio49", "gpio50"; + function =3D "qup4_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi20_cs: qup-spi20-cs-state { + pins =3D "gpio31"; + function =3D "qup4_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi20_data_clk: qup-spi20-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio28", "gpio29", "gpio30"; + function =3D "qup4_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi21_cs: qup-spi21-cs-state { + pins =3D "gpio35"; + function =3D "qup4_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi21_data_clk: qup-spi21-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio32", "gpio33", "gpio34"; + function =3D "qup4_se2"; + drive-strength =3D <6>; + bias-disable; + }; + qup_uart7_default: qup-uart7-state { /* TX, RX */ pins =3D "gpio62", "gpio63"; @@ -1025,6 +3101,22 @@ qup_uart7_default: qup-uart7-state { bias-disable; }; =20 + qup_uart18_default: qup-uart18-default-state { + /* TX, RX */ + pins =3D "gpio26", "gpio27"; + function =3D "qup3_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart18_cts_rts: qup-uart18-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio24", "gpio25"; + function =3D "qup3_se5"; + drive-strength =3D <2>; + bias-pull-down; + }; + sdc2_default: sdc2-default-state { clk-pins { pins =3D "sdc2_clk"; --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C0F92F3612 for ; Thu, 15 Jan 2026 06:49:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459770; cv=none; b=Vn0khrWCSrGQfFVAVqngrK4aVutHLiU+ADEmYEmR/q1+SEOjAnR/c+TgRh6c0qGvBLAnATWx2CpBvpNuJaKvLj+JvDf5LImk1HTxcss1AkKNOzvCjuEpA3x+1v6VQahImnzkhqsn+0tdR9VI5Gm6e1SWImrBHJLkBUw3YGJnS1c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459770; c=relaxed/simple; bh=u95A8UwyluWeNfm0lyuwz9WrIcKpWk1eFWpIny4kZ1g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iFeSXsBoJURVhx+qpgqCOPJDJREe2uakEyjD1gVyZctd5Lf+yXWr9hSWAWD+5OICe2UTzWQ2uJZ7W96SbawEXc7xLNJsWFiSu7SrBfx6MsjVLHD5Jb+4C1L1JQYSujuEuI8wkv9fmRqtFjg+3zc/jRNqeOztrHmqFmg4Df2P8TU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cAWuxurN; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=O7/yv/Fn; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="cAWuxurN"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="O7/yv/Fn" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6gI56608160 for ; Thu, 15 Jan 2026 06:49:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= X2rfBioPjQwzQbpLVtzK/BeLLYkfjD6WSYVIUijLeZI=; b=cAWuxurNywzUZWlm ZGmxkH45gS9Utt5uyLkjrgXv6GHH8S88WNdGhyNpA3NvJySI2Ai0WCEXOgk02Cpo TGPGNZ5Oz/WAW+nI2OX2l6/lYwuxrtMokmRRzxSEAmXIZgYKNKEHZFm8JWqFeo10 Hhc044C/utmbRnP6kDL6W+UprzHjYVLOSkd92E2vt3rOuASul7vCqp2P0HlV0xjt m5dJgBozWTkPAQN4+tu8sGZ3sMnsmkabwyCvP0MAKL0jsaE/7eygZkcnp+zAJv6M gpFTgKYUQAXUrlqMK2/SKk7zZ0uskt/AHLHnwGbuakrSlOssxeCtioOJAus+hqIP u4Qpfw== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bptna03bt-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:20 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2b47ce772e4so2803626eec.1 for ; Wed, 14 Jan 2026 22:49:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459759; x=1769064559; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=X2rfBioPjQwzQbpLVtzK/BeLLYkfjD6WSYVIUijLeZI=; b=O7/yv/FnhIh+Yt68Xfwu6LMuKd6xrmghxglgHK8g2mbD4wXwHA19Htq1Lme/9vZy9f eZ9ehEoTFm6dbCUL8EwsdTmuMWCAaAEO9/aZ1NsaaOInwCgkB50lhEglRd7S3jA9rS2q pENwaC5IksRES541fBYuGP+0GWjtP5ezzjcaJDLvoPmXLjHxaP2MGEK/pyeTdDF9bcci WwDqph3bcGcaJt2dMjwLbGevPDZjhkb3k8rxYTt/gut7Zce93ldhPyajMS2AOyxTAdFj I3GRMucwf7CyzRnYr8KrAthFjbuwsJAKkgzAbuUdmYs6rHb6paWZ/9p9zDS2sedNzACN 2urA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459759; x=1769064559; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=X2rfBioPjQwzQbpLVtzK/BeLLYkfjD6WSYVIUijLeZI=; b=xSn6S3RBlam260v0vrIjogXpyCqxB481Ab+LzuvUVu4g8AZf0II3HXMkdk7oHRU5br 65eO1dgVoVvApytfHKWOyj7hLb4M4VyTDDcDXYffJR4aS8N+g8tjUxIB4EajqwkXHSaI tRto45RLEuwWSo8vCK8N6DxcuWkXY9if1k2FELyiYwHPbaDOcZhXw78mpRY3JupDcmwu 1HLqv2G89ahuPkcwKg4LV9qZA0MAhGI1pKS+YFQ7pf8YlgNDRbxAaINRWbec6GqarSGn kbNyCV4V4Sgj49/sJoMZyU0y5LcSjkp+Ssr4Y+J7t9pQVbhrWvc8b4CSdzuHJPhI6NUi k8iQ== X-Forwarded-Encrypted: i=1; AJvYcCVziw6/94MyimLJQk3s4eGyOq7K74DkPY3NWuchbLg8MWOI7zAULAyomNflxKH1xWAEe9Z7d8dnowwYQqc=@vger.kernel.org X-Gm-Message-State: AOJu0YwmQ42hSr64k9wt3bNEWrjTpT3hnXX5x1hhcGj0Lrwv9gCN8JJE h5Wze9KrlBrSbYTY0Tsbi9WeRzPxHLzP4TFVoOSsI1F6+NOfUHwFSGBoiOd5zLw/FceGZqoRlMq ir5XFa5HAvc3Z0tm8W5cCa0hLC9AjOyzb6t3u7TPW9cjSNBme2R5EtkZCSfSZ/ntW/iE= X-Gm-Gg: AY/fxX53T7VQT52QfXOVvAU3rYM80vDZAtA57tVgoy2P7ZCERbVEvzZduV8HHT8/8Yr M4mgBBiq5XuL6tGsMl3mmjNDIB9o9+83bM8HAO0bl/BO8FrqpzGGfGNOufOJAq9Huz68zyGi2re Q8N5ByphwOQSKUiUAba+w60+ibLtEYf/s5xXx4h3eqSbK90HPlD5BQPZTpKm4maVa7Fk9c0ld0m h1CNX/KUddB5bQpLkhabzLziJJdDKgfA2OvYOclSbNPfGSrK2RrkrKC0cuR0jO5AM2cX0UeF6xO h5AP32NyOG9F/15394hM1Q9tOyNfTZHTEISspxfrGH3bBgX6X2K5LHJKoLHjZ++SCfhJoC3s0Yq ZHlmw54Eq2P2D33jzFi5HAly5W0Rh07qBMt862W/z4oglJ+zxJrq/Rm3SRtez X-Received: by 2002:a05:7301:4441:b0:2b0:51a7:509a with SMTP id 5a478bee46e88-2b4871d122bmr5822714eec.33.1768459759164; Wed, 14 Jan 2026 22:49:19 -0800 (PST) X-Received: by 2002:a05:7301:4441:b0:2b0:51a7:509a with SMTP id 5a478bee46e88-2b4871d122bmr5822678eec.33.1768459758253; Wed, 14 Jan 2026 22:49:18 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:17 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:05 -0800 Subject: [PATCH v3 03/10] arm64: dts: qcom: kaanapali: Add TSENS and thermal zones Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-3-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Manaf Meethalavalappu Pallikunhi X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=15525; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=xsbt0rRwzUDug/wq2K92JTDC0hDjKb1OPNxV1nAAGew=; b=pvTFctAuq0EivxfJ0Vb5vcCyh5QkCdK+dpi+BUDayaSgjgx9BN0hvEzZE9ioy8EXt24anVzR2 bdRqN1sgL+2Bi+lnHTmEsZuH2yWlOOJYiGScMeCRJG/itMwU6CUfOK3 X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-GUID: cUDriD3PhVyScdGaWW9DgLvOVNvdXL99 X-Proofpoint-ORIG-GUID: cUDriD3PhVyScdGaWW9DgLvOVNvdXL99 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfXzioLpfLr4Nek enxq6/78xHdN/bTe+yRHUjjJDlVPNUmiuYdMQ0WWwyeSomXA0lPDXZVNORgqkrixgkvZQyHxT9I lt41kqiU38xAcb6heDzsmD7wgoyEt7aX6QwczR1gFvKxAJ4CQy4bLlS+E6VJKH6fvx21kIzOf8u cfuZuRawIR7Z4r6PgtVCXWA5Cwwd2jzVIwBVwg/kqjSIyTwPuy4eD3eiC3iW9Zcz8ey7EzXu+wE rhaBhEJIYInKMBuF0o+fzmaA3UV+5wR3d+eIZFSBJpar57u0tyfkyNYEwjZfR4KwIVTTAqOZXPW AzKgkIaFgcPjTZjOaauqdtYDlN0t6pi5tB6O+WUHXsU0Ib7FxWCK+bwRZxCwUsSBjPZsPrxkZvW SYXp9LqYWZV0jb6VA0Tese+56IgqeBNHHEZxtslSTgpQpmplxpGHrEWy24qbc0URK1AGBokPcvZ VhztChRBzeLZNOC0Epg== X-Authority-Analysis: v=2.4 cv=fsHRpV4f c=1 sm=1 tr=0 ts=69688df0 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=zKtFf2yZKBNpUNyYmgcA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 priorityscore=1501 bulkscore=0 adultscore=0 spamscore=0 clxscore=1015 impostorscore=0 phishscore=0 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 From: Manaf Meethalavalappu Pallikunhi The Kaanapali includes seven TSENS instances, with a total of 55 thermal sensors distributed across various locations on the SoC. The TSENS max/reset threshold is configured to 130=C2=B0C in the hardware. Enable all TSENS instances, and define the thermal zones with a critical trip at 125=C2=B0C Signed-off-by: Manaf Meethalavalappu Pallikunhi Signed-off-by: Jingyi Wang --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 745 ++++++++++++++++++++++++++++= ++++ 1 file changed, 745 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index df05d204ed41..c736cebbf597 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -2583,6 +2583,90 @@ pdc: interrupt-controller@b220000 { interrupt-controller; }; =20 + tsens0: thermal-sensor@c229000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c229000 0x0 0x1000>, + <0x0 0x0c222000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <5>; + #thermal-sensor-cells =3D <1>; + }; + + tsens1: thermal-sensor@c22a000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22a000 0x0 0x1000>, + <0x0 0x0c223000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <12>; + #thermal-sensor-cells =3D <1>; + }; + + tsens2: thermal-sensor@c22b000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22b000 0x0 0x1000>, + <0x0 0x0c224000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <7>; + #thermal-sensor-cells =3D <1>; + }; + + tsens3: thermal-sensor@c22c000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22c000 0x0 0x1000>, + <0x0 0x0c225000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <4>; + #thermal-sensor-cells =3D <1>; + }; + + tsens4: thermal-sensor@c22d000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22d000 0x0 0x1000>, + <0x0 0x0c226000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <8>; + #thermal-sensor-cells =3D <1>; + }; + + tsens5: thermal-sensor@c22e000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22e000 0x0 0x1000>, + <0x0 0x0c227000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <12>; + #thermal-sensor-cells =3D <1>; + }; + + tsens6: thermal-sensor@c22f000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22f000 0x0 0x1000>, + <0x0 0x0c228000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <7>; + #thermal-sensor-cells =3D <1>; + }; + aoss_qmp: power-management@c300000 { compatible =3D "qcom,kaanapali-aoss-qmp", "qcom,aoss-qmp"; reg =3D <0x0 0x0c300000 0x0 0x400>; @@ -4795,6 +4879,667 @@ pdp_tx: scp-sram-section@100 { }; }; =20 + thermal-zones { + cpullc-0-0-thermal { + thermal-sensors =3D <&tsens0 0>; + + trips { + cpullc-0-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpullc-0-1-thermal { + thermal-sensors =3D <&tsens0 1>; + + trips { + cpullc-0-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-0-0-thermal { + thermal-sensors =3D <&tsens0 2>; + + trips { + qmx-0-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-0-1-thermal { + thermal-sensors =3D <&tsens0 3>; + + trips { + qmx-0-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-0-2-thermal { + thermal-sensors =3D <&tsens0 4>; + + trips { + qmx-0-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-0-0-thermal { + thermal-sensors =3D <&tsens1 0>; + + trips { + cpu-0-0-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-0-1-thermal { + thermal-sensors =3D <&tsens1 1>; + + trips { + cpu-0-0-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-1-0-thermal { + thermal-sensors =3D <&tsens1 2>; + + trips { + cpu-0-1-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-1-1-thermal { + thermal-sensors =3D <&tsens1 3>; + + trips { + cpu-0-1-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-2-0-thermal { + thermal-sensors =3D <&tsens1 4>; + + trips { + cpu-0-2-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-2-1-thermal { + thermal-sensors =3D <&tsens1 5>; + + trips { + cpu-0-2-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-3-0-thermal { + thermal-sensors =3D <&tsens1 6>; + + trips { + cpu-0-3-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-3-1-thermal { + thermal-sensors =3D <&tsens1 7>; + + trips { + cpu-0-3-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-4-0-thermal { + thermal-sensors =3D <&tsens1 8>; + + trips { + cpu-0-4-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-4-1-thermal { + thermal-sensors =3D <&tsens1 9>; + + trips { + cpu-0-4-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-5-0-thermal { + thermal-sensors =3D <&tsens1 10>; + + trips { + cpu-0-5-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-5-1-thermal { + thermal-sensors =3D <&tsens1 11>; + + trips { + cpu-0-5-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpullc-1-0-thermal { + thermal-sensors =3D <&tsens2 0>; + + trips { + cpullc-1-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpullc-1-1-thermal { + thermal-sensors =3D <&tsens2 1>; + + trips { + cpullc-1-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-0-thermal { + thermal-sensors =3D <&tsens2 2>; + + trips { + qmx-1-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-1-thermal { + thermal-sensors =3D <&tsens2 3>; + + trips { + qmx-1-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-2-thermal { + thermal-sensors =3D <&tsens2 4>; + + trips { + qmx-1-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-3-thermal { + thermal-sensors =3D <&tsens2 5>; + + trips { + qmx-1-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-4-thermal { + thermal-sensors =3D <&tsens2 6>; + + trips { + qmx-1-4-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-0-0-thermal { + thermal-sensors =3D <&tsens3 0>; + + trips { + cpu-1-0-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-0-1-thermal { + thermal-sensors =3D <&tsens3 1>; + + trips { + cpu-1-0-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-1-0-thermal { + thermal-sensors =3D <&tsens3 2>; + + trips { + cpu-1-1-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-1-1-thermal { + thermal-sensors =3D <&tsens3 3>; + + trips { + cpu-1-1-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphvx-0-thermal { + thermal-sensors =3D <&tsens4 0>; + + trips { + nsphvx-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphvx-1-thermal { + thermal-sensors =3D <&tsens4 1>; + + trips { + nsphvx-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphvx-2-thermal { + thermal-sensors =3D <&tsens4 2>; + + trips { + nsphvx-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphvx-3-thermal { + thermal-sensors =3D <&tsens4 3>; + + trips { + nsphvx-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphmx-0-thermal { + thermal-sensors =3D <&tsens4 4>; + + trips { + nsphmx-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphmx-1-thermal { + thermal-sensors =3D <&tsens4 5>; + + trips { + nsphmx-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphmx-2-thermal { + thermal-sensors =3D <&tsens4 6>; + + trips { + nsphmx-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphmx-3-thermal { + thermal-sensors =3D <&tsens4 7>; + + trips { + nsphmx-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-0-thermal { + thermal-sensors =3D <&tsens5 0>; + + trips { + gpuss-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-1-thermal { + thermal-sensors =3D <&tsens5 1>; + + trips { + gpuss-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-2-thermal { + thermal-sensors =3D <&tsens5 2>; + + trips { + gpuss-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-3-thermal { + thermal-sensors =3D <&tsens5 3>; + + trips { + gpuss-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-4-thermal { + thermal-sensors =3D <&tsens5 4>; + + trips { + gpuss-4-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-5-thermal { + thermal-sensors =3D <&tsens5 5>; + + trips { + gpuss-5-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-6-thermal { + thermal-sensors =3D <&tsens5 6>; + + trips { + gpuss-6-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-7-thermal { + thermal-sensors =3D <&tsens5 7>; + + trips { + gpuss-7-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-8-thermal { + thermal-sensors =3D <&tsens5 8>; + + trips { + gpuss-8-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-9-thermal { + thermal-sensors =3D <&tsens5 9>; + + trips { + gpuss-9-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-10-thermal { + thermal-sensors =3D <&tsens5 10>; + + trips { + gpuss-10-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + ddr-thermal { + thermal-sensors =3D <&tsens5 11>; + + trips { + ddr-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss-0-thermal { + thermal-sensors =3D <&tsens6 0>; + + trips { + mdmss-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss-1-thermal { + thermal-sensors =3D <&tsens6 1>; + trips { + mdmss-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss-2-thermal { + thermal-sensors =3D <&tsens6 2>; + + trips { + mdmss-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss-3-thermal { + thermal-sensors =3D <&tsens6 3>; + + trips { + mdmss-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + camera-0-thermal { + thermal-sensors =3D <&tsens6 4>; + + trips { + camera-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + camera-1-thermal { + thermal-sensors =3D <&tsens6 5>; + + trips { + camera-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + video-thermal { + thermal-sensors =3D <&tsens6 6>; + + trips { + video-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + }; + timer { compatible =3D "arm,armv8-timer"; =20 --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3A7C02F28E5 for ; Thu, 15 Jan 2026 06:49:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459770; cv=none; b=QZ4WTk4lz9amElQ8vx/dHHEGg5YVJtXR04jeZCaLQmV4mRbtYYHVpev23psIozoBmLH0BLK4Z6rWz2PyCi6u9fhfpWsuA7Qn4taPmGmtdCXtlWBGfP1rbPvZwVNJu1uqIsytZ373uEq+BXstldoRxzNa6c9W1u833WdkVrCXPRg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459770; c=relaxed/simple; bh=A5hAMQwqJqVj2zp8HTWJqmahVh6zYqir6Iz+YEG5VBI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CORscLzKsufmDBJH+rCpvh5hz4PZNa8roggDIaxCQpYbm2Io/WkSsEi0ye82bpRBqF2tdqPVEwVe75C5nkvfF9ks1gqR2crfi03lj3Gj8ASeIgscWe0ZPCfrSlQzPYpChPpVdBiOfDCTA2d9q/rECIhHlkTA1sGDQ1gvQ51nV3E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=O8xq6rvH; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Ec9jVfHp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="O8xq6rvH"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Ec9jVfHp" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6g1em2074818 for ; Thu, 15 Jan 2026 06:49:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= OM/kg+C6h//mYQ/pY6FFfOUZ8LoObTM+mFA2fBnZg1w=; b=O8xq6rvHKmWe4bur a6y4rMvfFVAyWZ0UqhgvNs8btUrmZfCfYn9bV0DqyyMTchLaByHBsZlUW5GcT29e zp50Sywk3ZrbIJODP1MDJajjc+t5YG3tbczXCdmnVvyiI3LPz4jjI5JY/Ek2Qew8 xCbzCugOIxNVqQ64UQgeStwXugntaGrZBjvhyCa6A24tLzJndkLjwgdK87qjv/aU M5LbT72X/Lwikr0NmVPVa9p+jaet4QaQesR6PYXhme01eib7zSjiqzt6EHTTFDQL czj2BxLos2vMTldx2IRp8+cHRVSEP9gtLYSwaBj/7MQr3ZBa6FwcmvBkdE2+LV6E rKpPzA== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bpjj9hfnq-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:20 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2ac39bd5501so656392eec.0 for ; Wed, 14 Jan 2026 22:49:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459760; x=1769064560; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=OM/kg+C6h//mYQ/pY6FFfOUZ8LoObTM+mFA2fBnZg1w=; b=Ec9jVfHp4Bu5kLkKLU2Y3ynQy0GR70aifeqQjQa1HrHlnjEip8QOoOGji5vXz06uiv tioRq5xA4if5Q5u7CORiViyeSbETgbuXSNmkmg3+jJCWb87tYlbP4fyGIpSwnLs2Rwt0 apLiCzzto70tbzP+URuGVx2U2WmwVVKO8ecZrq1tMUoA237RDfrOFwa6BjKogCcv3YiH nIpInEcftLgugUZ3fWzXV5X0plW1Q6hxmJOrw0lV+ojxlqJwddg1InTVAfNAQNZpUWq/ Kgtgv8iGSUv5tjzcV59G5p0cUDrMw0ApKqfQmjah7vgMyAolkVJXe3KSJy9eyQ8HUPcu o0vA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459760; x=1769064560; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=OM/kg+C6h//mYQ/pY6FFfOUZ8LoObTM+mFA2fBnZg1w=; b=b+nz9MGpaa+6esFkfpXnH1Ot9pyin3CcRfga/2Jy/V+Rx1YFszc2bNQu3p3RUJoEAP dGHwxWO9oB+R08NGBe8MOIlITu3LKD0r9RkyuoaVnjTZ8c7/by9wBgxz1Zx7nJVFaDw0 EY2NBA2XmiCGqUbIBxX/9ElN86PsWgUCruUG1rTITNYGruQpzd7T2xvmiNnPoT0IWK7U oe86HglbJgtzmuDh+pBPBs2oE/2oUcDmfhJRsau+guxdA93GFmB9YKqQezLyDRb1tQC4 nkcFun6oWfYNWfWPd3UiIxZZg0DBJXEqVwvD5rfTAkiDfjhV54+OXF7e3hMrgaigzI/k Kd6g== X-Forwarded-Encrypted: i=1; AJvYcCXOumrG0mX+pr07vjFJhDAsyKTXt+a7Kxu+0bsLu+zSYcxG6qeXlVnF+VCRPT8fhcuVfeUMamgc8iRkNtU=@vger.kernel.org X-Gm-Message-State: AOJu0YyRVD4t7AgIk+SoIqPeiNiqvCujtauGmuJobAxpASSz2xrmT54Y 3eVS4eRUl1Z2vvcQgnVVhiLxM7i1V4EyEMVBtIvBXwGkWxNNo4SKrj3SmXV0c6+blCed+GQSdMg /luNnbI1ASYt85/r+Eq4mAPANo6WEC/QxogSPF1GnI5CWSPF/ZCO6b6uEHS5fenyGsaU= X-Gm-Gg: AY/fxX6fGOKLqEbDnVPbEUL/5U1cQt+/JsC6PofskVAuEOKnZfzwR+FNUtV884TZKR3 BQlY0AFfK9rAqYmJrwX011Ofy5JeYd4uMq1y+WQnx8OX2EKPXTElB7js5hHbsoTHUtfC4IT35OM giwWGZhY49e3n4f7rG+K6w0hQFcQz6+k3AW3RLDUI8HaLuowxhlILy3lT46U65l8BrJc0FJ1qkX YuDgQygj/r1LWr/k3wzaxfxQx2EHpFfJ3qp+awoEUPV7py6QyGEPcnqsUdq2pR3GvsWZQ8v/MM3 /orc/Hldm3kQabs7qbgUOXkzNamfJBb0JXqXN9ysYhi5YAiZ4lcPERHkwdsHziXDndOSO/ofbn5 9STTWsVY5Z9Wqm1HBFCyLQ22Cnu1ELJAyUxqVu6x1IrvbnOh5soJiTDGf+BPi X-Received: by 2002:a05:7300:dc97:b0:2b0:4f8d:2f5 with SMTP id 5a478bee46e88-2b486b736a2mr8406099eec.2.1768459759568; Wed, 14 Jan 2026 22:49:19 -0800 (PST) X-Received: by 2002:a05:7300:dc97:b0:2b0:4f8d:2f5 with SMTP id 5a478bee46e88-2b486b736a2mr8406057eec.2.1768459759038; Wed, 14 Jan 2026 22:49:19 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:18 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:06 -0800 Subject: [PATCH v3 04/10] arm64: dts: qcom: kaanapali: Add ADSP and CDSP for Kaanapali SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-4-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Kumari Pallavi X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=10430; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=A5hAMQwqJqVj2zp8HTWJqmahVh6zYqir6Iz+YEG5VBI=; b=yS5QojumR0l3nlJfls5HdrbUPSnk9drWagmDrrx/jBJp8ALQRDm+mCHcgEQ4LS9Zta2i+Uu6f 55LohL7DLyeAOX4ew6g+PyQcNsqsD1pJYqvhuf5Z9X+1G89u/byYLCq X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-ORIG-GUID: 9BekTPSddh3j3cvmbG29TC02NzDuDnAD X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfX9/+Zo0szcrNR 9hWehF5nc0vN7VDzSkQfB2nHUXNG4iOSoo7NzmBtTpbMvsvGctM5K4bwYAVzh2SA5U9ThMrSOgT Te9gdr2aaSc8UO2xDoPq4AaMY3GHL1nTL1/thO6l2uwGmK30zshh+ZQ+t4UaXDobevjQUm2Xde4 1MOWvk2H79wVq5lhpwpQG9o+FibmgT6ZuH0fVbys2rUnBjgUf7THbX9mRUbl7jq2jGfKO58ZMxB wuv+iRIlLiU3eY7ifipDgmiouafkzr71eQa6iPV193koWwVMCPPNYjfNKityOjkjp6c9aETWQRK pdHP2OiKt+1uNEY6NMSqRxC2+rWJEUNwR9WKkQ2VjOX4I0jgyOTYXh1TYjaluegIW5c0pOJw6L/ kGl/fGRnJkgvZBBovUPXHk63sRH9b+ouLwlemr/3Sogd5C3DdUiT14fR5nRTnXnhajP/aGtE1U+ DCYR/0eMeuThFkKRueA== X-Authority-Analysis: v=2.4 cv=dcCNHHXe c=1 sm=1 tr=0 ts=69688df0 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=83lr82qfAJ5rTnltDyIA:9 a=QEXdDO2ut3YA:10 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-GUID: 9BekTPSddh3j3cvmbG29TC02NzDuDnAD X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 phishscore=0 clxscore=1015 impostorscore=0 adultscore=0 lowpriorityscore=0 suspectscore=0 spamscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 Add remoteproc PAS loader for ADSP and CDSP with its SMP2P and fastrpc nodes. Co-developed-by: Kumari Pallavi Signed-off-by: Kumari Pallavi Signed-off-by: Jingyi Wang Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 351 ++++++++++++++++++++++++++++= ++++ 1 file changed, 351 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index c736cebbf597..d344eb376ee4 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -443,6 +443,95 @@ rmtfs_mem: rmtfs@d7c00000 { }; }; =20 + smp2p-adsp { + compatible =3D "qcom,smp2p"; + + interrupts-extended =3D <&ipcc IPCC_MPROC_LPASS + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes =3D <&ipcc IPCC_MPROC_LPASS + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem =3D <443>, <429>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <2>; + + smp2p_adsp_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_adsp_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp { + compatible =3D "qcom,smp2p"; + + interrupts-extended =3D <&ipcc IPCC_MPROC_CDSP + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes =3D <&ipcc IPCC_MPROC_CDSP + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem =3D <94>, <432>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <5>; + + smp2p_cdsp_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-modem { + compatible =3D "qcom,smp2p"; + + interrupts-extended =3D <&ipcc IPCC_MPROC_MPSS + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes =3D <&ipcc IPCC_MPROC_MPSS + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem =3D <435>, <428>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <1>; + + smp2p_modem_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_modem_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + ipa_smp2p_out: ipa-ap-to-modem { + qcom,entry-name =3D "ipa"; + #qcom,smem-state-cells =3D <1>; + }; + + ipa_smp2p_in: ipa-modem-to-ap { + qcom,entry-name =3D "ipa"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + soc: soc@0 { compatible =3D "simple-bus"; =20 @@ -2478,6 +2567,111 @@ tcsr: clock-controller@1fc0000 { #reset-cells =3D <1>; }; =20 + remoteproc_adsp: remoteproc@6800000 { + compatible =3D "qcom,kaanapali-adsp-pas", "qcom,sm8550-adsp-pas"; + reg =3D <0x0 0x06800000 0x0 0x10000>; + + interrupts-extended =3D <&pdc 6 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + + interconnects =3D <&lpass_lpicx_noc MASTER_LPASS_PROC QCOM_ICC_TAG_ALWA= YS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + + power-domains =3D <&rpmhpd RPMHPD_LCX>, + <&rpmhpd RPMHPD_LMX>; + power-domain-names =3D "lcx", + "lmx"; + + memory-region =3D <&adspslpi_mem>, <&q6_adsp_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_adsp_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + remoteproc_adsp_glink: glink-edge { + interrupts-extended =3D <&ipcc IPCC_MPROC_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + + mboxes =3D <&ipcc IPCC_MPROC_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP>; + + qcom,remote-pid =3D <2>; + + label =3D "lpass"; + + fastrpc { + compatible =3D "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "adsp"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + + iommus =3D <&apps_smmu 0x1003 0x80>, + <&apps_smmu 0x1043 0x20>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + + iommus =3D <&apps_smmu 0x1004 0x80>, + <&apps_smmu 0x1044 0x20>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + + iommus =3D <&apps_smmu 0x1005 0x80>, + <&apps_smmu 0x1045 0x20>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + + iommus =3D <&apps_smmu 0x1006 0x80>, + <&apps_smmu 0x1046 0x20>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + + iommus =3D <&apps_smmu 0x1007 0x40>, + <&apps_smmu 0x1067 0x0>, + <&apps_smmu 0x1087 0x0>; + dma-coherent; + }; + }; + }; + }; + lpass_lpiaon_noc: interconnect@7400000 { compatible =3D "qcom,kaanapali-lpass-lpiaon-noc"; reg =3D <0x0 0x07400000 0x0 0x19080>; @@ -4760,6 +4954,163 @@ nsp_noc: interconnect@260c0000 { #interconnect-cells =3D <2>; }; =20 + remoteproc_cdsp: remoteproc@26300000 { + compatible =3D "qcom,kaanapali-cdsp-pas", "qcom,sm8550-cdsp-pas"; + reg =3D <0x0 0x26300000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + + interconnects =3D <&nsp_noc MASTER_CDSP_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_NSP>; + power-domain-names =3D "cx", + "mxc", + "nsp"; + + memory-region =3D <&cdsp_mem>, <&q6_cdsp_dtb_mem>; + qcom,qmp =3D <&aoss_qmp>; + qcom,smem-states =3D <&smp2p_cdsp_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc IPCC_MPROC_CDSP + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc IPCC_MPROC_CDSP + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <5>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu 0x19c1 0x0>, + <&apps_smmu 0x1961 0x0>, + <&apps_smmu 0x0c21 0x0>, + <&apps_smmu 0x0c01 0x40>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu 0x1962 0x0>, + <&apps_smmu 0x0c02 0x20>, + <&apps_smmu 0x0c42 0x0>, + <&apps_smmu 0x19c2 0x0>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu 0x1963 0x0>, + <&apps_smmu 0x0c23 0x0>, + <&apps_smmu 0x0c03 0x40>, + <&apps_smmu 0x19c3 0x0>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu 0x1964 0x0>, + <&apps_smmu 0x0c44 0x0>, + <&apps_smmu 0x0c04 0x20>, + <&apps_smmu 0x19c4 0x0>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu 0x1965 0x0>, + <&apps_smmu 0x0c45 0x0>, + <&apps_smmu 0x0c05 0x20>, + <&apps_smmu 0x19c5 0x0>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu 0x1966 0x0>, + <&apps_smmu 0x0c06 0x20>, + <&apps_smmu 0x0c46 0x0>, + <&apps_smmu 0x19c6 0x0>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu 0x1967 0x0>, + <&apps_smmu 0x0c27 0x0>, + <&apps_smmu 0x0c07 0x40>, + <&apps_smmu 0x19c7 0x0>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu 0x1968 0x0>, + <&apps_smmu 0x0c08 0x20>, + <&apps_smmu 0x0c48 0x0>, + <&apps_smmu 0x19c8 0x0>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu 0x196c 0x0>, + <&apps_smmu 0x0c2c 0x00>, + <&apps_smmu 0x0c0c 0x40>, + <&apps_smmu 0x19cc 0x0>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu 0x196d 0x0>, + <&apps_smmu 0x0c0d 0x40>, + <&apps_smmu 0x0c2e 0x0>, + <&apps_smmu 0x0c2d 0x0>, + <&apps_smmu 0x19cd 0x0>; + dma-coherent; + }; + }; + }; + }; + /* Cluster 0 */ pmu@310b3400 { compatible =3D "qcom,kaanapali-cpu-bwmon", "qcom,sdm845-bwmon"; --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7507C2F3630 for ; Thu, 15 Jan 2026 06:49:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459769; cv=none; b=TNhzTTHXDHwC5zkpaa4igyS/p+mI4RNMFt3bQHTen5dTgVFrIC+vlQWw7x4yahiGhQfrx1W5dEA/OBHi5Hrkr+elovLydga/dVoFAOiWf1QGgBetA+mX8EcaZ3bAAEPcZQDOSd1jdWBnmhJUnQc35bENk73KD3Rsrpc/PguR224= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459769; c=relaxed/simple; bh=Sq/Iy6qwZNcXXmW//Su8Dzu/i0S03Jexh2wuTpuA3Sw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hEgw4+nP8BhwOAUPAciLdxbTzedRQJu481ujgcSLst69v44vXl+tuwzVWYfVJpenICbbP7TsrnYiTmZlhMInBo8B6iaq4Khqdlu/RV8eBYpsLmrMAeRL7lXjHxaVobSe9yRjFMw+9fO6q/7Yj+Q4zpelD2B8rXz0Ijp8RAH2zos= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=JjTdSc0N; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=QsE6AtDP; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="JjTdSc0N"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="QsE6AtDP" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6fuka1582092 for ; Thu, 15 Jan 2026 06:49:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7V5f3lUQlSKDknSLTZKtQ7ye+33db1JRV4uqxKnrhSc=; b=JjTdSc0NbcqmFdfN d1D5ckmadrNEfk76YtlXne7IGEep9jPRcwz9ldKEuUBcP00PL9y7hfApu/8y9IRg /6IE6WVggMJ8eUO5kDf8zj+ioTGwN751Wi8SfCmBM70g5S9ygLQBUWq9qia1Ly1h uiCyo/v8O6rECCeZh/kLyq3hzpaApG2qnBmXSVuxBiSBvDqN4vPLpXa3//wTx0x1 J9csii0x/xwEmh0WPHFIARJ2EcoGoshuPHEN767o5J7/JDK6MCNowP8NWQPyW8B4 pHn/ojc7aPw9wyne70TphIUPSwf/C672DmcOoma/1AvZpCj52R4XPUKMDbZjri/p r1KqFg== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bpj1psgq1-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:21 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2ae29a21e7eso728284eec.0 for ; Wed, 14 Jan 2026 22:49:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459761; x=1769064561; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7V5f3lUQlSKDknSLTZKtQ7ye+33db1JRV4uqxKnrhSc=; b=QsE6AtDPh3740bvuTwwAhNWQRU/fXU3U5GsUwPsfjX3LyMpgFsA119AHWMtN5p3tjr 7HARnkKQigkPEqlF1oyFtsJ6QyLYIdgYh3WPzRnAQWJ9K8I55caaWzvXBduE5OTLxJ8+ ZSNPxd7uhmG446qJSkYRjhEcXBx/hIwkvjQMYLwXfqJ+3XdsUqUadlB4330NZgv9vk/w /KslwWyw6Rj3Ppm5K0F0BnOCkI+F8zK30EW7TvlyFrqLL09l1h+mA/lQLJmuq4GXwnKV lj/N8nbE10gxDjKkX7zVoW+2YtgNMPdjoz/0zhX0nyO7cSWzD4wyAUuYMzuFCLph1YIl Yslg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459761; x=1769064561; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7V5f3lUQlSKDknSLTZKtQ7ye+33db1JRV4uqxKnrhSc=; b=rbXUmCcQvFB2/Rta5lbAuyTvP1Dittrjz5XN+s2Kl7cO69trPa+Sy6dbjkhVUETTsJ IdZnLcMwpriS3YcVCzEoEEf3Pk3A1bw3w/SFLR2uhAU7AbMVSf7VjVgFeJry8/EmPJHc aTZabd7LzpdZClogIfIg0ecDSW5emfJ/x8+xE4FFAOGXRO5eILqQefJnqbH+MxiPrEvQ 50otKqhV/0G/IjbgEKfELWByNW1ER4kozTfTgAmDkv+fGw74kRkHdGlSwi9nQm1k3u8f dcMrOGZuZc6oSWDMfhVR2LTKHjF09zGDQ4qFRDaUGv393+/cGBL8/74bbIP80eutJFlj 2xxA== X-Forwarded-Encrypted: i=1; AJvYcCXsAOKRLxrG7WKXk9z9TFMolQ7VXR2x8wzuHndTmZCmyoKwBmtrAWKv9J7jqBuSu+yp1QhQ8ELkop8oif4=@vger.kernel.org X-Gm-Message-State: AOJu0YzCY4YBHmFHRV1jX9M7AGZromIaBCXyPcI2GQmhynk6aBlZDyU5 iJFvlwQu60oLUrxqY0zvGnKXGTe3iAQnjvZtakTF8tvh2MvaSclcLy6+fwGVtQzbJCq+3lhiex6 2sVcQkwN7wAXoUiunty7UWjnf5tlccird8q1Wmrq3B1HPpUY11m8aQ+ZMrqGRtcqBWjU= X-Gm-Gg: AY/fxX45Et2iL/DEjfKLVmwtVTv5sUXtOwKw7LcgfDbbXXo0QdUcT3RSQaRkqttWLSk G4m0Jl6iiOnAcyEhXqAeGc78brqMGtndYLXbpVQMITiQgQIO75A5ADfyP3k+Wyoq1WnDHjBDvI0 Wz1qJX5KwjUggn56QMtvUS6L0YyAx+cAKoceYdCHdJcoVt83YsTk6lNnlqxEfcg+4ioJXN/Q9jF Kg2rm0Cvue62mSQ7QE79H0qVXf0dHKXg1KsIoUSnqBUQV6pvaMo45sN7k7z+scF3hGOeX8/bidO dekzUw2fAmlFIhdtpnLNC6g8CUMRgN5TYnZ8m1YVnsotAp609uj/FzI6jCgV3uyyxUmwWbGxlja 5b/1/Hq5v2mr8D83JlvtdqOzecFUQ0gMw4shkdWqyX6nL9xyFQv5Q5oTtvMwa X-Received: by 2002:a05:7300:8c2b:b0:2ac:16c8:ff8f with SMTP id 5a478bee46e88-2b65ba5bb92mr2480848eec.15.1768459760538; Wed, 14 Jan 2026 22:49:20 -0800 (PST) X-Received: by 2002:a05:7300:8c2b:b0:2ac:16c8:ff8f with SMTP id 5a478bee46e88-2b65ba5bb92mr2480820eec.15.1768459759917; Wed, 14 Jan 2026 22:49:19 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:19 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:07 -0800 Subject: [PATCH v3 05/10] arm64: dts: qcom: kaanapali: Add support for audio Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-5-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Prasad Kumpatla , Konrad Dybcio X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=13837; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=ZccoxosG6LHDvn86wr8NTYX/6mjcJ5LkYoqpuGxWEQk=; b=AA8/2HG2avZuRhCMkYGd8UJ9JBHE2leqYU+sj9EBvGMWn+x2aGDbVTqz0tbdilagugTPuVEb5 eQCMJATPNbEBidJoSurB1CntwgPX1PLtCMZnwTzMA1O/kH/GSGEmF8p X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfX57+RdQJCeXKj 4tDWLzFBkpRhdsYbD9936R5S73LmCnI16I3yKZEfWAO1u/zdpSYTliLF1puo0x15f7MuNyBPQmX l38c7N4fcUcpSGA1JSBjbnJCMz1e7mWEOZrsyoTBgEbwna9Kk1ygdjlhXir9En9S2cklueU8Dxu yEACIeOPkmqKb1kFKn9DCVic6J5yGT5Mim6lwD3z6BExFuX4FX2t1CYn0sMUb3rvXXoosKSV89R sPBwvppBjTUMs87wPntOrfwg/YjrnNYKRNVx0TOneMGc5SHXHRgP+2s1B1xz+MNczTsQuzf9T4l uJzeWCiyAGtyOkyVY3Nf+xtMiUDw7fRTZN5E3purBw2eFoMmALANhnVkKxeP4dsiwcofYaX2SPh hEl9d/FsLkEJgXW+faViBKB+gQ6ACCiDmnRmMF7x87ZQZkexh4RTPE9H4nBZUYg4nP57/qXm1Gv QxuRMEbOmTb/+eBEdJw== X-Authority-Analysis: v=2.4 cv=J+KnLQnS c=1 sm=1 tr=0 ts=69688df1 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=fOvlSJoLLuNaJOMVFRMA:9 a=QEXdDO2ut3YA:10 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-GUID: VTzL5fbinDoe_j2tqt3uEadF4uV5s14n X-Proofpoint-ORIG-GUID: VTzL5fbinDoe_j2tqt3uEadF4uV5s14n X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 priorityscore=1501 bulkscore=0 phishscore=0 clxscore=1015 suspectscore=0 malwarescore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 From: Prasad Kumpatla Introduce audio support for Kaanapali SoC by adding LPASS macro codecs, TLMM pin controller and SoundWire controller with similar hardware implementation to SM8750 platform. Also add GPR (Generic Pack Router) node along with support for APM (Audio Process Manager) and PRM (Proxy Resource Manager) audio services. Reviewed-by: Konrad Dybcio Signed-off-by: Prasad Kumpatla Signed-off-by: Jingyi Wang --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 396 ++++++++++++++++++++++++++++= ++++ 1 file changed, 396 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index d344eb376ee4..30705483ca20 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -16,7 +16,9 @@ #include #include #include +#include #include +#include =20 #include "kaanapali-ipcc.h" =20 @@ -2669,6 +2671,400 @@ compute-cb@7 { dma-coherent; }; }; + + gpr { + compatible =3D "qcom,gpr"; + qcom,glink-channels =3D "adsp_apps"; + qcom,domain =3D ; + qcom,intents =3D <512 20>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + q6apm: service@1 { + compatible =3D "qcom,q6apm"; + reg =3D ; + #sound-dai-cells =3D <0>; + qcom,protection-domain =3D "avs/audio", + "msm/adsp/audio_pd"; + + q6apmbedai: bedais { + compatible =3D "qcom,q6apm-lpass-dais"; + #sound-dai-cells =3D <1>; + }; + + q6apmdai: dais { + compatible =3D "qcom,q6apm-dais"; + iommus =3D <&apps_smmu 0x1001 0x80>, + <&apps_smmu 0x1041 0x20>; + }; + }; + + q6prm: service@2 { + compatible =3D "qcom,q6prm"; + reg =3D ; + qcom,protection-domain =3D "avs/audio", + "msm/adsp/audio_pd"; + + q6prmcc: clock-controller { + compatible =3D "qcom,q6prm-lpass-clocks"; + #clock-cells =3D <2>; + }; + }; + }; + }; + }; + + lpass_wsa2macro: codec@6aa0000 { + compatible =3D "qcom,kaanapali-lpass-wsa-macro", + "qcom,sm8550-lpass-wsa-macro"; + reg =3D <0x0 0x06aa0000 0x0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_WSA2_CORE_TX_MCLK + LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "wsa2-mclk"; + #sound-dai-cells =3D <1>; + }; + + swr3: soundwire@6ab0000 { + compatible =3D "qcom,soundwire-v2.2.0", "qcom,soundwire-v2.0.0"; + reg =3D <0 0x06ab0000 0 0x10000>; + interrupts =3D ; + clocks =3D <&lpass_wsa2macro>; + clock-names =3D "iface"; + label =3D "WSA2"; + + pinctrl-0 =3D <&wsa2_swr_active>; + pinctrl-names =3D "default"; + + qcom,din-ports =3D <4>; + qcom,dout-ports =3D <9>; + + qcom,ports-sinterval =3D /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f + 0x18f 0xff 0xff 0x0f 0x0f 0xff + 0x31f>; + qcom,ports-offset1 =3D /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 + 0xff 0xff 0x06 0x0d 0xff 0x00>; + qcom,ports-offset2 =3D /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff + 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 + 0xff 0xff 0xff 0xff 0xff 0x0f>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 + 0xff 0xff 0xff 0xff 0xff 0x0f>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 + 0xff 0xff 0xff 0xff 0xff 0x18>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 = 0x00 + 0x00 0x00 0x01 0x01 0x00 0x00>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xf= f 0xff + 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff + 0xff 0xff 0xff 0xff 0xff 0xff>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_rxmacro: codec@6ac0000 { + compatible =3D "qcom,kaanapali-lpass-rx-macro", "qcom,sm8550-lpass-rx-m= acro"; + reg =3D <0x0 0x06ac0000 0x0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_RX_CORE_TX_MCLK + LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "mclk"; + #sound-dai-cells =3D <1>; + }; + + swr1: soundwire@6ad0000 { + compatible =3D "qcom,soundwire-v2.2.0", "qcom,soundwire-v2.0.0"; + reg =3D <0 0x06ad0000 0 0x10000>; + interrupts =3D ; + clocks =3D <&lpass_rxmacro>; + clock-names =3D "iface"; + label =3D "RX"; + + pinctrl-0 =3D <&rx_swr_active>; + pinctrl-names =3D "default"; + + qcom,din-ports =3D <1>; + qcom,dout-ports =3D <11>; + + qcom,ports-sinterval =3D /bits/ 16 <0x03 0x3f 0x1f 0x07 0x00 0x18f + 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-offset1 =3D /bits/ 8 <0x00 0x00 0x0b 0x01 0x00 0x00 0xff + 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-offset2 =3D /bits/ 8 <0x00 0x00 0x0b 0x00 0x00 0x00 0xff + 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0x03 0xff 0xff 0xff 0x08 0xff + 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0x06 0xff 0xff 0xff 0x08 0xff + 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-word-length =3D /bits/ 8 <0x01 0x07 0x04 0xff 0xff 0x0f 0xff + 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0x00 0x01 0xff 0xff 0x00 = 0xff + 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0x00 0x0= 0 0xff + 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0x01 0x00 0x00 0x00 0x00 0x00 0xff + 0xff 0xff 0xff 0xff 0xff>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_txmacro: codec@6ae0000 { + compatible =3D "qcom,kaanapali-lpass-tx-macro", "qcom,sm8550-lpass-tx-m= acro"; + reg =3D <0x0 0x06ae0000 0x0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_TX_CORE_MCLK LPASS_CLK_ATTRIBUTE_COUP= LE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "mclk"; + #sound-dai-cells =3D <1>; + }; + + lpass_wsamacro: codec@6b00000 { + compatible =3D "qcom,kaanapali-lpass-wsa-macro", + "qcom,sm8550-lpass-wsa-macro"; + reg =3D <0x0 0x06b00000 0x0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_WSA_CORE_TX_MCLK + LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "mclk"; + #sound-dai-cells =3D <1>; + }; + + swr0: soundwire@6b10000 { + compatible =3D "qcom,soundwire-v2.2.0", "qcom,soundwire-v2.0.0"; + reg =3D <0 0x06b10000 0 0x10000>; + interrupts =3D ; + clocks =3D <&lpass_wsamacro>; + clock-names =3D "iface"; + label =3D "WSA"; + + pinctrl-0 =3D <&wsa_swr_active>; + pinctrl-names =3D "default"; + + qcom,din-ports =3D <4>; + qcom,dout-ports =3D <9>; + + qcom,ports-sinterval =3D /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f + 0x18f 0xff 0xff 0x0f 0x0f 0xff + 0x31f>; + qcom,ports-offset1 =3D /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 + 0xff 0xff 0x06 0x0d 0xff 0x00>; + qcom,ports-offset2 =3D /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff + 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 + 0xff 0xff 0xff 0xff 0xff 0x0f>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 + 0xff 0xff 0xff 0xff 0xff 0x0f>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 + 0xff 0xff 0xff 0xff 0xff 0x18>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 = 0x00 + 0x00 0x00 0x01 0x01 0x00 0x00>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xf= f 0xff + 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff + 0xff 0xff 0xff 0xff 0xff 0xff>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + swr2: soundwire@7630000 { + compatible =3D "qcom,soundwire-v2.2.0", "qcom,soundwire-v2.0.0"; + reg =3D <0 0x07630000 0 0x10000>; + interrupts-extended =3D <&intc GIC_SPI 761 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 40 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "core", "wakeup"; + clocks =3D <&lpass_txmacro>; + clock-names =3D "iface"; + label =3D "TX"; + + pinctrl-0 =3D <&tx_swr_active>; + pinctrl-names =3D "default"; + + qcom,din-ports =3D <4>; + qcom,dout-ports =3D <0>; + qcom,ports-sinterval-low =3D /bits/ 8 <0x01 0x01 0x03 0x03>; + qcom,ports-offset1 =3D /bits/ 8 <0x00 0x00 0x01 0x01>; + qcom,ports-offset2 =3D /bits/ 8 <0x00 0x00 0x00 0x00>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0x01 0x02 0x00 0x00>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_vamacro: codec@7660000 { + compatible =3D "qcom,kaanapali-lpass-va-macro", "qcom,sm8550-lpass-va-m= acro"; + reg =3D <0 0x07660000 0 0x2000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_TX_CORE_MCLK LPASS_CLK_ATTRIBUTE_COUP= LE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names =3D "mclk", "macro", "dcodec"; + + #clock-cells =3D <0>; + clock-output-names =3D "fsgen"; + #sound-dai-cells =3D <1>; + }; + + lpass_tlmm: pinctrl@7760000 { + compatible =3D "qcom,sm8750-lpass-lpi-pinctrl", + "qcom,sm8650-lpass-lpi-pinctrl"; + reg =3D <0 0x07760000 0 0x20000>; + + clocks =3D <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names =3D "core", "audio"; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&lpass_tlmm 0 0 23>; + + tx_swr_active: tx-swr-active-state { + clk-pins { + pins =3D "gpio0"; + function =3D "swr_tx_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio1", "gpio2", "gpio14"; + function =3D "swr_tx_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + rx_swr_active: rx-swr-active-state { + clk-pins { + pins =3D "gpio3"; + function =3D "swr_rx_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio4", "gpio5"; + function =3D "swr_rx_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + dmic01_default: dmic01-default-state { + clk-pins { + pins =3D "gpio6"; + function =3D "dmic1_clk"; + drive-strength =3D <8>; + output-high; + }; + + data-pins { + pins =3D "gpio7"; + function =3D "dmic1_data"; + drive-strength =3D <8>; + input-enable; + }; + }; + + dmic23_default: dmic23-default-state { + clk-pins { + pins =3D "gpio8"; + function =3D "dmic2_clk"; + drive-strength =3D <8>; + output-high; + }; + + data-pins { + pins =3D "gpio9"; + function =3D "dmic2_data"; + drive-strength =3D <8>; + input-enable; + }; + }; + + wsa_swr_active: wsa-swr-active-state { + clk-pins { + pins =3D "gpio10"; + function =3D "wsa_swr_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio11"; + function =3D "wsa_swr_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + wsa2_swr_active: wsa2-swr-active-state { + clk-pins { + pins =3D "gpio15"; + function =3D "wsa2_swr_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio16"; + function =3D "wsa2_swr_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; }; }; =20 --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 530A82F1FF1 for ; Thu, 15 Jan 2026 06:49:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459771; cv=none; b=S7es95lrfAT45HK21THSO+58Rx7WrrsBhlO3JRs3Y4/FkGsRTJfLOGmtGs6q9C7LjI8ZLNILoIgDfOv4+Tz1wg5AKXJhjL6hFaqpq8bM00hGDmx/ldbQFVLhn1pOURm/5eMPApvPAVtdCZjS3KRqYtOsNJ9ghbKr4c4oB8Gvc0w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459771; c=relaxed/simple; bh=5DnXk2S52sWEVtNJ/ttHYGdMW9L6THeQWIL1S1NCvgM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=s4B3tgpJ/WjzUmIUx3MpIqFF02Ju/y0eYl2IxY8qS55LgtHtP9Pwm9t/VKGgVFppxNJD98sHyZIvdnXTE0Xxm1nE+btivW7JpCpKrnSQfmZw7bpKkyAIfDotY/RNul3H4qXNBvNDNElGkbUD+o0hunlqUH2DyU7JGaEagGvEQzI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=E/Rx1+/g; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kojdhDX3; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="E/Rx1+/g"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kojdhDX3" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6g3qI783457 for ; Thu, 15 Jan 2026 06:49:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= myE3VXCg3Qv3AsV6Oh5PQqG5rOIKLZUBUr0dVAJi+80=; b=E/Rx1+/gdLAPc+k4 mmTLXnjtHJy9fKtgxLcTjylFel05MYixzkoZJ8bYcntNnBGBY44qQ9G4haKCWb8Q n1z7Avu4Q+LjB4r6QIBWxCNrhh6ZuIklveZn9jKNSy1IHxopBP+l2o2Onn09Cc4H wWfv56cA0+64OfidAdi9eM6hxvt2vVm36jVOLz/Tzy4+l6UHWqfSHktc/Gk3BtwB YFAhxCR0KQHmEfOmnLNiY33cJI2zJUNTYc/fCgo88f5AZnlqAH3Ql7UfglL/Ee9s ZGXSoKuawUxZzcR8U7A2rdiXAfjHiQj6qCXrMRu1PofPig7bQGDe5vVIlyKiJmqr DxhYTg== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bpbj5jv48-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:22 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-2ae26a77b76so1254733eec.0 for ; Wed, 14 Jan 2026 22:49:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459762; x=1769064562; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=myE3VXCg3Qv3AsV6Oh5PQqG5rOIKLZUBUr0dVAJi+80=; b=kojdhDX3lFQkFkEVHBVCnmayqBkReX9mKngd+cQZygFdi3VJU240ChLKpeK8jsgsZ4 9Nb9w3TeJRoPuJbLwABxvYhiI8ZN5aLT0CDi8HDy+ZzwntFER2g10yM/H6DS5K4iA0Ji oGYNGO+fmAGz87cetErw8kY4JyKmCShlmlD5Gj+Cm+aXfhgXQnOxlq5mbe/QWuknmybz KZ8gJtAq5YzG/HGIGQuntgZBJy34oaqz64hYGwBwlznG6JiFYuQasnbLnwkTHR8XiJb9 o5ne7N7XV/R5/7fTJFu905VE4Pi5/nsrKjcAm552nYVgmrkE2UpSwXPTAs3snz/G2jYZ 4g8A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459762; x=1769064562; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=myE3VXCg3Qv3AsV6Oh5PQqG5rOIKLZUBUr0dVAJi+80=; b=i+7LRus00W/2OzBuUHgDGTtDKNK6jt0tPs8b/25lNBJIEqF9QYduyV5Y8tzxzReviq zugm/2cOU0p/IiuyaV1ST8GAA6gO9h/Ui6RK9Gg2gwajzIy27Ry7+dmsPfLAlsoEX+oq LoucNGOXmM3pfgkG4PWQPZCAR3tOiFS8ZkHMlSa9UuteOdFAQR6R/oBg+GY6BqayBeeN W4kA3sY1fDpUZgWZ1HVvCWS218ocuiNCCWVistcUViizGx2Vhu5GcTBn4hgnEFzlo49y 77PZtp+ium1TKCWEl2rIwU5nZ2gc2zRBdBe/ClSmCMtPgi3gHzPMKOeZZMiiAy0M46SF Z2sA== X-Forwarded-Encrypted: i=1; AJvYcCVZM2q1aNms7N/awlpDp67m3uXFsOehfqWCgG27UxFbPxhcVsw/WSCf642gUESmEhIqT9Cy6PI4o8GRvDU=@vger.kernel.org X-Gm-Message-State: AOJu0YxNJRx9n24iA2+wMP38q1Ke3Ceft/xH21QD0gBW22Kgq4fUpCkf VH+lP2pFlcJR7y7qRUPPjTSGhZ++7Wk+swmnoB1UAj9kQ8ScCqwaKH5EaqFdGpLAN089TiMGlA+ ttA2+EcwRHBEIUjBjlSBdJDUW3CegXfpuiv/ignX2M2pddkAqA8O2/ROcx3WYo3BkVmI= X-Gm-Gg: AY/fxX6pR9AORVr5a8SfoReglEM2uhotvph4sNaLIDPijY1E74wV1WkBBL+Kex2gxRF s5CUYruVLtJSO6lrg09AgLxWqdR4vKOhCUKj7YnU77cxuMahqdV8lbIh7oC5lFAAsZPfcY9JeBU 0abc+BfwlQbyGeq4T750wEsQo9I5AejcrnEI7YsWe45Nf3Au811ENgrDBrJ/ecjuubPuaqbFCuh 2jQ+8WAlf1U4xZ0zJN+v806cxk/S3jCRTtR027F3KldxiqJHEXCHpqFozd4y0Q/kqR7AyQ/EWQM P9Dy0rxDxqxiUyhUQYt/V8EwZLOcjEqXway1ruVX4kfqCixJgbgLjbEZWfbSA+E/Jet1nbBu6KG KBcp670I5udyO2p0aIaUAlie+Y9H6YeuIadwjOZ/beip9j66+qzRxhG0LrFPc X-Received: by 2002:a05:7301:5795:b0:2ae:565e:719 with SMTP id 5a478bee46e88-2b486b7294cmr6098600eec.4.1768459761750; Wed, 14 Jan 2026 22:49:21 -0800 (PST) X-Received: by 2002:a05:7301:5795:b0:2ae:565e:719 with SMTP id 5a478bee46e88-2b486b7294cmr6098579eec.4.1768459761230; Wed, 14 Jan 2026 22:49:21 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:20 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:08 -0800 Subject: [PATCH v3 06/10] arm64: dts: qcom: kaanapali-mtp: Enable ADSP and CDSP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-6-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=887; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=5DnXk2S52sWEVtNJ/ttHYGdMW9L6THeQWIL1S1NCvgM=; b=RP41dZIPtI1R2J9rWmyKyAmXl226G3UAF/S19R24SjFYOmQgsqv7PCFruAo/OSgN94iHYknJq /Kg99I2vnRDCa1SMRBeygaIv2VboJ0cCEfHPcMAxmZQsCpCCkgmpzaR X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfX8+5TVyI5vPs+ 2oQYC1VeDqOpzpCzX/g8fjqwck4CvlzbaN6EXu033VJHtWCW3CSqdCbeiakpthVqW1MQuy/zCFL WwT2ZmF6WyvQdaehKBdXg6criwzZuXs6Pac130zlCz3jNcKJt06gc9s4vfwCjXjp4Y5Vo1z4BTl h9XZ1W/lD51ql0vXpx9uBFyhm/zV5UP0YJv+59m39307ofSWdV55eQK8MxEA3w/4dDVPhkO3vLt MilQ2Pu4MS+KJu3exIfMoA9HKCer/MBbiguDG1hD5ztmx4V56bFHqMF9iUSyo3kGBO7Iv77WDnW TV1l7WECr2AMGyO703YU1DSc4gKu3xQ9A/lkIjDQTfnA5lHz2djRyOrbef+H68KIAPjplt9vBLw 9omJtdePTQm3KpZ5fqPENvXrDHOXTpzoHjyTMl+zNG8gE73xPIaScnQRv/V0DzTelrXnH95M36V KZS3b2ZjY8p2WG/1ENw== X-Proofpoint-ORIG-GUID: zBWCxg8jGgFcLfyIjFUv_CKQESW4_O3Q X-Proofpoint-GUID: zBWCxg8jGgFcLfyIjFUv_CKQESW4_O3Q X-Authority-Analysis: v=2.4 cv=aapsXBot c=1 sm=1 tr=0 ts=69688df2 cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=6pSOtZClNuHiBGgWezYA:9 a=QEXdDO2ut3YA:10 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 impostorscore=0 bulkscore=0 phishscore=0 adultscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 Enable ADSP and CDSP on Kaanapali MTP board. Signed-off-by: Jingyi Wang Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/kaanapali-mtp.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts b/arch/arm64/boot/d= ts/qcom/kaanapali-mtp.dts index 32a082598434..3544f744fd1d 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts +++ b/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts @@ -684,6 +684,20 @@ &pcie_port0 { reset-gpios =3D <&tlmm 102 GPIO_ACTIVE_LOW>; }; =20 +&remoteproc_adsp { + firmware-name =3D "qcom/kaanapali/adsp.mbn", + "qcom/kaanapali/adsp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/kaanapali/cdsp.mbn", + "qcom/kaanapali/cdsp_dtb.mbn"; + + status =3D "okay"; +}; + &sdhc_2 { cd-gpios =3D <&tlmm 55 GPIO_ACTIVE_LOW>; =20 --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0AB082EF652 for ; Thu, 15 Jan 2026 06:49:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459772; cv=none; b=TiV9wHcOG5uo7WSE3zpuYLqEsXwU3a9Pkj0bkmt/resvi854x+4NxB00hvQ7OkV+rwXYjodjn7Brb0MI3j2vUsA261yKD4RVVh54g6TUSnVIU1NEcGCUqhE4VdmUUE+UHf7Af9k6AK6rJ0rh5+QNV2aICTNEZ/cAZNWqiWy35FA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459772; c=relaxed/simple; bh=7MSa+jAIKGOb6mqw2g6TItCsw02/UKwHGTw92N2gMWo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hbMM9Oe+ehYnzxhjs9kjap7MYCkZEO7ODsVS+9N+R9cUwHjvGA8iqpSq/AZYLllDFsbHt7UQZye1+Mhcdo7nOiIw+q3TTg1dp2u1KlRFcAwyTb5RMhX7R5U1rT+dU1tuX+lfCNhcIDAMJyDNOnSRWKElde05Nkc5E+mWQz1NV/g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=fej63xzf; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gp41Wmhb; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="fej63xzf"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gp41Wmhb" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6gIrk1172623 for ; Thu, 15 Jan 2026 06:49:23 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rEQh2H3cN11SyVCtNDfW2btIoJekDRXrgWkZySYSUeI=; b=fej63xzfwdrVPWop fmO72126GcpL7EOsG/dNq2OhMG6+Oqg5+qg9+3hsuXqaG0hdb12cj715kZzdTghh KcdfOaBuWSw9NDm3vC9InGeLRkEUadah78jxlbmyoXbd0sutjFFQveVQwS0PuOxv E/OHw6xYXhjzhLDd5zLSopjaQTiWZs1KGNVUQJuCAOqfz2M4rmBmK9yKKJxSKS5w vs4lFVC8+d3UrKaz90fKzir295qfhluk1Z/QO+CoaqpiOHzidN++Lj8+sYzuYIL+ HMbbEsl2gmjdEGj/sXIzYLp3hT58/K8AquDHNkBl0wizXBNDPsS4TqgdcL2u6T6L gJGyIQ== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bpg849vsy-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:23 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2ac39bd5501so656422eec.0 for ; Wed, 14 Jan 2026 22:49:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459763; x=1769064563; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=rEQh2H3cN11SyVCtNDfW2btIoJekDRXrgWkZySYSUeI=; b=gp41WmhbOuz1elpsS2IHG7tAfWHciTpW8F+sRdYCEVguFEWfoLKr21WyrvPWF7t5XP qMwy/s4QS+wHHyuoLrgob3WgBp2ClfA2D360gXYwnV3sZZLoVI9u0wAAgkvITNQc4o1a ZCe1aBIvQyj33U39a6CtphAr+VhaRl3omxY9PqUx/zr2k/NBTS2hH1WuAtwPrLk7dxfE AuLZ7xj5H736bKZJM98iimyk8hhPXiYPF2dQ/+NfV/C9wBI5iBnQgAgUD2QM+QKGo6TO oaLYyeUKUOQ1uzyMSMUbbzPyzIyiTuWm/rL7uDdxrYqEsOdCLSOGTZQs/C5y4Uj1fIes 0JCQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459763; x=1769064563; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=rEQh2H3cN11SyVCtNDfW2btIoJekDRXrgWkZySYSUeI=; b=t6Wtrcpotn7APc9WgPgxYnvrX69KZUm0gFllFeHd50RqzsrXW9JKql4kQ/Rnc7GnSV b+anT1rrObiUpiHd9nhF5pcppGu2YEhPrnvGk9gPXtFIUnhMzA8qe21wQCFK7zAM9HGr GdAyDIzXbzPyMhNYlPaVx+qbLdzFVYn5Fg+DBWvEmUBRXJl/EjrdtTZXx9vwEnWosIcP y7PXkkYqOgNKKxaa1NlOUJL5HGoNLE6vpd8AjhKgmyfnWyDKXIbDV38vnB7CofVA5U/Q h60orPJ2HXTM1Jlfd9YN/SFtiKIC7XmVHMGRk2o59aLuT0G8Z88SzaLOOdvR+1zPwx3q v1jQ== X-Forwarded-Encrypted: i=1; AJvYcCU9MBCPErFC4Nw0VIR9Z+SFwFsdIji5zrzvi/zrwz458FGPnEs4quuArCAFy+Q/f6Jk0VuXUXKOoPbWuyI=@vger.kernel.org X-Gm-Message-State: AOJu0Yz/kqyG+8GrgXU+jgH5IvxP6ftkrxFULxt5XjxJNq8S57nPuhTz X6Ph7ZkqmxwHQIjOdTmcLzgoxmGDjZknDjAbah9MDjATNf7jT81tB//++HI/YRABDSwhJaf93PI M/AYCQMM2+S+RXJtoVOB3yFajd8iQ/lIq2z4S6w1NRy10/QiQbaM79BGwh0bZxv5/2Nc= X-Gm-Gg: AY/fxX4aFO9YQbjPQh0Y91dzzVnGbIbL0z2phw2c+fGdHoMhun1Q1zHVnFrIP+6Iln4 U/e76wWmiHYQnqx/pzBrXO84aUTp2WSeCbiwORmpFHIYqpkXmipF9QEVcqsuk7b92ag4khiaeAW i1yDaXHDipVQX9wSSf8t0ciVadEOMiDfQnVBLkuqXnxTbOg5grotA6Jd0AOR5z9Sx+wT476BOG6 3UGe1m5D5IZOlaVZaIuXp98d7IUQewkEDHkaGZxWhNyW79TGrGlql81WhrirXSK/e64sgxQxKgl PMQw93OKJd/xBt4CHj7pb2nNILAA0qfOBfc3dOjxU+t7/9tsfXYYB5M/97a+MIR6NpJvHBvfLTp Xkr9FF2Z7emgCV8rvy3/6Zzp+RUKF8OZQaplzmWXC8gaNyAm30NIB+7xhmCEh X-Received: by 2002:a05:7300:e781:b0:2b0:5735:25a1 with SMTP id 5a478bee46e88-2b486b72774mr8396983eec.7.1768459762552; Wed, 14 Jan 2026 22:49:22 -0800 (PST) X-Received: by 2002:a05:7300:e781:b0:2b0:5735:25a1 with SMTP id 5a478bee46e88-2b486b72774mr8396953eec.7.1768459762054; Wed, 14 Jan 2026 22:49:22 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:21 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:09 -0800 Subject: [PATCH v3 07/10] arm64: dts: qcom: kaanapali-qrd: Enable ADSP and CDSP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-7-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=892; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=7MSa+jAIKGOb6mqw2g6TItCsw02/UKwHGTw92N2gMWo=; b=SDDcD+xqZwxogCJ8q3k/XWqQfX8MmZloxesW2BTf1N+K2tSKFlni39diJZ2i8z9X3O75Me3I4 VZOKmqT18XiAx8tzv1JTLMf1Asc3qs4oykPG5/nVnd+/8Gi5tMlrIhU X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfX0aHaeL1UrRv3 ca/OPGkwAQwN/n4IWcjR2xaZnB3oseRaYTvdH7dL0/hrErXT3LIpo1KGj5us9tGmhW9Lg5lQCCy vmDuA9Fr+oId9H0roSvyfKxznijZd+u6wO5M9kAJOW1ur+48wGI4Sa2otDzGA7PExkro5CZRzeS ThVNmvRNLDPs5t3KMQjnLfYO7TxPYNobEBYZPyRvEa/REiTU754zHQstJwtuuBNY4ANh2Bk0iDT 4NhRy2nEkn06qP7f4M64Fv3/8UB+S6OPurTjTQ+74aHop0GBjuLDFOJTEyS9CY3plTiDYR5Voox UihVcifNeIaMCqN3Wx7LUTzxFqL9PeGJEvEBA1p6CKEQuDBzvtS7ZQ8SoyrZFTYiTvCP1Pvp605 QguvdRpzx9q95jDu/xYq6LjTYSopzDXumy3LHzcqGYUu8CYBkjlFuJu0DpTdKpAr5+Zb5f/Ii0l bIcWGN1Gwd1SHH9/uAQ== X-Authority-Analysis: v=2.4 cv=IO8PywvG c=1 sm=1 tr=0 ts=69688df3 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=lIVsHN_WdLZ9tVWbX6YA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-GUID: clDpRrFskbFQtqv50cPnlYGC18L8f2VD X-Proofpoint-ORIG-GUID: clDpRrFskbFQtqv50cPnlYGC18L8f2VD X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 priorityscore=1501 impostorscore=0 adultscore=0 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 Enable ADSP and CDSP on Kaanapali QRD board. Signed-off-by: Jingyi Wang Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/kaanapali-qrd.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali-qrd.dts b/arch/arm64/boot/d= ts/qcom/kaanapali-qrd.dts index 66b423a497b3..32034eed03eb 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali-qrd.dts +++ b/arch/arm64/boot/dts/qcom/kaanapali-qrd.dts @@ -682,6 +682,20 @@ &sdhc_2 { status =3D "okay"; }; =20 +&remoteproc_adsp { + firmware-name =3D "qcom/kaanapali/adsp.mbn", + "qcom/kaanapali/adsp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/kaanapali/cdsp.mbn", + "qcom/kaanapali/cdsp_dtb.mbn"; + + status =3D "okay"; +}; + &tlmm { gpio-reserved-ranges =3D <36 4>, /* NFC eSE SPI */ <74 1>, /* eSE */ --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 770C02F4A0C for ; Thu, 15 Jan 2026 06:49:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459774; cv=none; b=ahXhzJTUYTz6CjDQAbHqOb9vKri1YDGsTAbQEfc1TSBmmfPD9CPjJ8bLy210hXeezsQyRo/TOIQKxrbZJE/lNYr1aGaOBTZG1RXoFu9Bf6QC48CVPpdLaFa++mzNKNS4aCamiqqfH9uyd/2vIObJUbkqpK33TmMtU0uTXDSNLTY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459774; c=relaxed/simple; bh=eC9eOUoKDLUcKf7PnHLfD+6fIKlQnfUINGrD8UWW0Vk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PNqJajWLy8mGdeZLkjocsLdbNeveLWMB9048VHUQJvGBGBJnaMuEq7e4GKGo1dQmPL24qss4Iko98OmY/qY6IjsdX69bPHnSYjr1zHNZuBujwyOKj5zOR7R10sB3uRyci4APvSJNHWVoy+eqzch5JoPjepTmLhb4Cyp+7ASXo9I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QPgW61k9; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=XYDiTMiA; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QPgW61k9"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="XYDiTMiA" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6fspJ606557 for ; Thu, 15 Jan 2026 06:49:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= LedjK+MCoAWplhTSAfAJjRW08cOLsGpoCKPRU/1CwrQ=; b=QPgW61k9yQydyJ8o FQ+m7AiBSOQWqJZsnrRvyDQaJJTOmbwOBvzSiRWvtcN5zA8T3PIEMbKnhyZ/n1U4 48gZ3TIZbbo3j7YOxzJJuY2KVJOQPM3k66QmsnVpVIOo6QiQA8vric8T5a+raYEy 2px71KxIovk8fIYnPjhBRaUurshDP/YOuH8OUmMvZmxVtyWYLXRtSYyZHx4iUb2L 3nx/00sDdyLy0MeJIIrx/B+NlU/IW+DKjhZWETDxVgaTBTXKiLCfzITxed7BFEEv FT5PlK5Qg7J2DvjGF+Jx7BeT/E2IdHaT9Y21rfnOBowQ2v7vdHCShNSh1F+uQkqY +THcyQ== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bptna03by-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:24 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2b048fc1656so2058317eec.1 for ; Wed, 14 Jan 2026 22:49:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459763; x=1769064563; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=LedjK+MCoAWplhTSAfAJjRW08cOLsGpoCKPRU/1CwrQ=; b=XYDiTMiAl226gS49O7DJ6EAZ7q1f72jJ/YcnGIYGTmB9sUw71a4jt4w/Q5pBZLw7Sa bkIQp8WOgcIc3KMNHGFNnoyoBiXb6ejf5w88+TQhFA0inc5PaC74BxgvXlTHRZA9efDB fdZxtXiSr2LSWeRss5SDjItbbcbZVU3DDyVJry3bc56I8Ouqk3yHHeyAM6AK8e411X/+ spKWj5TCq87bCrLs0bqO6jHkuFZVtsHwzvwnKJK7T8Fcw7Lr6Isdo022pGf49AHSfmYi Qv+yy1Yq8NIT3SW8CKz1jcH8uwwvAc93zeajaHIQ6zV9sTGl5pMjdxbJuvIHknKi+VKL lYkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459763; x=1769064563; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=LedjK+MCoAWplhTSAfAJjRW08cOLsGpoCKPRU/1CwrQ=; b=JG4S8J7L3E73Kp4Yz2XuZl1JiwUJmLz654VSOB+f/KaNs34AdU1VasZ51zQiw6xcOT Geh5iQIP3stZfXSHC2qlaThSKYoJiCuA0iTjYStIqnz9OeHmcwPCGUspQTsYvwEP/TAa Cg7/w9HzdpCuVGhRUyjAU5cST+sLaz7tp1gcGu9qdHtBDCvEojPa1k+D4rIl2CABOdRo oniyDj188SSkN2P4EOERsiLhSdxa9ZDRQR5Huyq8i2ix+tj3afd702yDKRNv6ZGJNUh/ H2S6WCsGh5L7fZa/HdatlvOsFYcce+RVSUk9A/LE1krZSqHGyB5xmGQnu1iNEU2m3B3x oelQ== X-Forwarded-Encrypted: i=1; AJvYcCWCgDLzao0ZBwLv7Oxg1cJgioFBW2kQj/9ETN9sbl+OsX/O4MICKQbNdCDs+GBGpUsh/vlOxDb2KS87DrU=@vger.kernel.org X-Gm-Message-State: AOJu0Yyfm8gzxkniip3gkx69NglHo5PvSjiVDHIdOu5Xk67Sn+XD60IL JQvGPnfW97MsgpvXa2GbNQ59ZwVmSBcMktnHQPuseLWaHJ8nv62bYdPvhGTRX9nrOND1JeUSFn1 jKdzpG6FIyeXuZ7tRfc80XJOY3FJIh7vyYDuIbEBpSasXalZ5Ru6ZuWrGRdZmJrf8GcI= X-Gm-Gg: AY/fxX7Mq+CD2KV4peszhOBd//coMX3UIBTnfd3DkfTYx4H7h4uJxW+3SxBVbxifUO0 r47/mc+rk8kWo/Eir4b1CtummqmWsr1v5+xOM9ZmyaK0hN1ZY1w95eNx+X6hjKQeSRXu41q3VWS FvqUK+cV6Hq2xD8HVelnBb0KPYV81fOH7Aph9wMipk3D8CrFNSCd12S0FEZhJiEL0DaxxlOvZFE CHncIUNDHtbF2I1zT0aAVyugeFB1QHWmzrLoaC+2VA67eT01BrgXoOWtz8zJYuDY/WNJA21pAc+ ME4npFZB2KMZYT1hm8Ev8kIRhs4DBhy5J5AXAFaV0a0/3hbpUULnF9m4YWbx4m0BZmNVbLd80ti mXdv9zYsxkYtd+O77ITVO/17BaaPzDi69XYxJBgsNeWPTbyb3JpR5+jw0o4ge X-Received: by 2002:a05:7301:5f08:b0:2a4:3593:9692 with SMTP id 5a478bee46e88-2b486c94abemr7238373eec.15.1768459763423; Wed, 14 Jan 2026 22:49:23 -0800 (PST) X-Received: by 2002:a05:7301:5f08:b0:2a4:3593:9692 with SMTP id 5a478bee46e88-2b486c94abemr7238348eec.15.1768459762885; Wed, 14 Jan 2026 22:49:22 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:22 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:10 -0800 Subject: [PATCH v3 08/10] arm64: dts: qcom: kaanapali-mtp: Add audio support (WSA8845, WCD9395, DMIC) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-8-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Prasad Kumpatla X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=7368; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=FBb3MTK8oRLO9Q8DZxpiVQdrRI7DuylSVq0BicvWpPc=; b=HgcHpCVksVo6n+wg/0v1p0ZmHjm4kulUxtr3dZEfFZJzMfJ5ZLafLfPd3v5WwM95Q+wKF8/6k vGwKJ/GSSh+CrOP+14z6WvM2h7SW0dBRWZgHSMwdZE9GuDK4U6Mj0lU X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-GUID: g3d_XoL5ORMWf-o7B_CoiJYtqGFXxK93 X-Proofpoint-ORIG-GUID: g3d_XoL5ORMWf-o7B_CoiJYtqGFXxK93 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfX5SoVkM5oNVuZ LuimS9lXjCDCJXGIdJMhgXzB+5Xh5Vo9e8ZUqPLpH9U6rIDl46J+WPmntDDif3Wq1AtJYb76CN1 j2bTiOv4KxWuV0Nddufyt9IpBGksDAuxk//RwzSE4A0arNIAi/JGp9NVL6M52+lWL6bRDNJiYC2 y8+l6zOwNfuMDacIgkJOu+3sBMSiJeskdaZnhAaQ8VQhG4ODOJ6YkujohJfTf47FSW4ZwjbYVru 7Jar5lBOO+H0yLnxjrdHiCMpq81xmZEWxQYFxKjl/GLYNVIVJz2pAmRGC8gURF+AoH+1DM8uBT8 FvDzgQHZl/NTNOvmUGwbSuSbKPRTjnb613FwssCk7+viYD0sx5MjPEPzvRNgzit6exPuBrHGoY8 glrBHfnkt1PcS2MeF6eY/EjhhgteyO/G/Ffr8p89aECVtSvy4HtBTEewPHjYteLcdXGOPqDOlna EAFkSnqvfWoRP85rx5A== X-Authority-Analysis: v=2.4 cv=fsHRpV4f c=1 sm=1 tr=0 ts=69688df4 cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=lxMpYmIrUrCHLM_QX0YA:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 priorityscore=1501 bulkscore=0 adultscore=0 spamscore=0 clxscore=1015 impostorscore=0 phishscore=0 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 From: Prasad Kumpatla Add support for audio on the Kaanapali MTP platform by introducing device tree nodes for WSA8845 smart speaker amplifier for playback, DMIC microphone for capture, and sound card routing. The WCD9395 codec is add to supply MIC-BIAS, for enabling onboard microphone capture. Signed-off-by: Prasad Kumpatla Signed-off-by: Jingyi Wang --- arch/arm64/boot/dts/qcom/kaanapali-mtp.dts | 226 +++++++++++++++++++++++++= ++++ 1 file changed, 226 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts b/arch/arm64/boot/d= ts/qcom/kaanapali-mtp.dts index 3544f744fd1d..f6ca4d0ff504 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts +++ b/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts @@ -52,6 +52,115 @@ bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk { clock-div =3D <2>; }; }; + + sound { + compatible =3D "qcom,kaanapali-sndcard", "qcom,sm8450-sndcard"; + model =3D "Kaanapali-MTP"; + + audio-routing =3D "SpkrLeft IN", "WSA_SPK1 OUT", + "SpkrRight IN", "WSA_SPK2 OUT", + "IN1_HPHL", "HPHL_OUT", + "IN2_HPHR", "HPHR_OUT", + "AMIC2", "MIC BIAS2", + "VA DMIC0", "MIC BIAS1", + "VA DMIC1", "MIC BIAS1", + "VA DMIC2", "MIC BIAS3", + "VA DMIC3", "MIC BIAS3", + "TX SWR_INPUT1", "ADC2_OUTPUT"; + + wcd-playback-dai-link { + link-name =3D "WCD Playback"; + + codec { + sound-dai =3D <&wcd939x 0>, <&swr1 0>, <&lpass_rxmacro 0>; + }; + + cpu { + sound-dai =3D <&q6apmbedai RX_CODEC_DMA_RX_0>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + + wcd-capture-dai-link { + link-name =3D "WCD Capture"; + + codec { + sound-dai =3D <&wcd939x 1>, <&swr2 0>, <&lpass_txmacro 0>; + }; + + cpu { + sound-dai =3D <&q6apmbedai TX_CODEC_DMA_TX_3>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + + wsa-dai-link { + link-name =3D "WSA Playback"; + + codec { + sound-dai =3D <&north_spkr>, <&south_spkr>, <&swr0 0>, + <&lpass_wsamacro 0>; + }; + + cpu { + sound-dai =3D <&q6apmbedai WSA_CODEC_DMA_RX_0>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + + va-dai-link { + link-name =3D "VA Capture"; + + codec { + sound-dai =3D <&lpass_vamacro 0>; + }; + + cpu { + sound-dai =3D <&q6apmbedai VA_CODEC_DMA_TX_0>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + }; + + wcd939x: audio-codec { + compatible =3D "qcom,wcd9395-codec", "qcom,wcd9390-codec"; + + pinctrl-0 =3D <&wcd_default>; + pinctrl-names =3D "default"; + + qcom,micbias1-microvolt =3D <1800000>; + qcom,micbias2-microvolt =3D <1800000>; + qcom,micbias3-microvolt =3D <1800000>; + qcom,micbias4-microvolt =3D <1800000>; + qcom,mbhc-buttons-vthreshold-microvolt =3D <75000 150000 237000 500000 + 500000 500000 500000 500000>; + qcom,mbhc-headset-vthreshold-microvolt =3D <1700000>; + qcom,mbhc-headphone-vthreshold-microvolt =3D <50000>; + qcom,rx-device =3D <&wcd_rx>; + qcom,tx-device =3D <&wcd_tx>; + + reset-gpios =3D <&tlmm 161 GPIO_ACTIVE_LOW>; + + vdd-buck-supply =3D <&vreg_l15b_1p8>; + vdd-rxtx-supply =3D <&vreg_l15b_1p8>; + vdd-io-supply =3D <&vreg_l15b_1p8>; + vdd-mic-bias-supply =3D <&vreg_bob1>; + vdd-px-supply =3D <&vreg_l1g_1p2>; + + #sound-dai-cells =3D <1>; + }; }; =20 &apps_rsc { @@ -684,6 +793,14 @@ &pcie_port0 { reset-gpios =3D <&tlmm 102 GPIO_ACTIVE_LOW>; }; =20 +&lpass_vamacro { + pinctrl-0 =3D <&dmic01_default>, <&dmic23_default>; + pinctrl-names =3D "default"; + + vdd-micb-supply =3D <&vreg_l10b_1p8>; + qcom,dmic-sample-rate =3D <4800000>; +}; + &remoteproc_adsp { firmware-name =3D "qcom/kaanapali/adsp.mbn", "qcom/kaanapali/adsp_dtb.mbn"; @@ -715,12 +832,114 @@ &sdhc_2 { status =3D "okay"; }; =20 +&swr0 { + status =3D "okay"; + + /* WSA8845, Speaker North */ + north_spkr: speaker@0,0 { + compatible =3D "sdw20217020400"; + reg =3D <0 0>; + pinctrl-0 =3D <&spkr_0_sd_n_active>; + pinctrl-names =3D "default"; + powerdown-gpios =3D <&tlmm 76 GPIO_ACTIVE_LOW>; + #sound-dai-cells =3D <0>; + sound-name-prefix =3D "SpkrLeft"; + vdd-1p8-supply =3D <&vreg_l15b_1p8>; + vdd-io-supply =3D <&vreg_l2i_1p2>; + + /* + * WSA8845 Port 1 (DAC) <=3D> SWR0 Port 1 (SPKR_L) + * WSA8845 Port 2 (COMP) <=3D> SWR0 Port 2 (SPKR_L_COMP) + * WSA8845 Port 3 (BOOST) <=3D> SWR0 Port 3 (SPKR_L_BOOST) + * WSA8845 Port 4 (PBR) <=3D> SWR0 Port 7 (PBR) + * WSA8845 Port 5 (VISENSE) <=3D> SWR0 Port 10 (SPKR_L_VI) + * WSA8845 Port 6 (CPS) <=3D> SWR0 Port 13 (CPS) + */ + qcom,port-mapping =3D <1 2 3 7 10 13>; + }; + + /* WSA8845, Speaker South */ + south_spkr: speaker@0,1 { + compatible =3D "sdw20217020400"; + reg =3D <0 1>; + pinctrl-0 =3D <&spkr_1_sd_n_active>; + pinctrl-names =3D "default"; + powerdown-gpios =3D <&tlmm 77 GPIO_ACTIVE_LOW>; + #sound-dai-cells =3D <0>; + sound-name-prefix =3D "SpkrRight"; + vdd-1p8-supply =3D <&vreg_l15b_1p8>; + vdd-io-supply =3D <&vreg_l2i_1p2>; + + /* + * WSA8845 Port 1 (DAC) <=3D> SWR0 Port 4 (SPKR_R) + * WSA8845 Port 2 (COMP) <=3D> SWR0 Port 5 (SPKR_R_COMP) + * WSA8845 Port 3 (BOOST) <=3D> SWR0 Port 6 (SPKR_R_BOOST) + * WSA8845 Port 4 (PBR) <=3D> SWR0 Port 7 (PBR) + * WSA8845 Port 5 (VISENSE) <=3D> SWR0 Port 11 (SPKR_R_VI) + * WSA8845 Port 6 (CPS) <=3D> SWR0 Port 13 (CPS) + */ + qcom,port-mapping =3D <4 5 6 7 11 13>; + }; +}; + +&swr1 { + status =3D "okay"; + + /* WCD9395 RX */ + wcd_rx: codec@0,4 { + compatible =3D "sdw20217010e00"; + reg =3D <0 4>; + + /* + * WCD9395 RX Port 1 (HPH_L/R) <=3D> SWR1 Port 1 (HPH_L/R) + * WCD9395 RX Port 2 (CLSH) <=3D> SWR1 Port 2 (CLSH) + * WCD9395 RX Port 3 (COMP_L/R) <=3D> SWR1 Port 3 (COMP_L/R) + * WCD9395 RX Port 4 (LO) <=3D> SWR1 Port 4 (LO) + * WCD9395 RX Port 5 (DSD_L/R) <=3D> SWR1 Port 5 (DSD_L/R) + * WCD9395 RX Port 6 (HIFI_PCM_L/R) <=3D> SWR1 Port 9 (HIFI_PCM_L/R) + */ + qcom,rx-port-mapping =3D <1 2 3 4 5 9>; + }; +}; + +&swr2 { + status =3D "okay"; + + /* WCD9395 TX */ + wcd_tx: codec@0,3 { + compatible =3D "sdw20217010e00"; + reg =3D <0 3>; + + /* + * WCD9395 TX Port 1 (ADC1,2,3,4) <=3D> SWR2 Port 2 (TX SWR_INPU= T 0,1,2,3) + * WCD9395 TX Port 2 (ADC3,4 & DMIC0,1) <=3D> SWR2 Port 2 (TX SWR_INPU= T 0,1,2,3) + * WCD9395 TX Port 3 (DMIC0,1,2,3 & MBHC) <=3D> SWR2 Port 3 (TX SWR_INPU= T 4,5,6,7) + * WCD9395 TX Port 4 (DMIC4,5,6,7) <=3D> SWR2 Port 4 (TX SWR_INPU= T 8,9,10,11) + */ + qcom,tx-port-mapping =3D <2 2 3 4>; + }; +}; + &tlmm { gpio-reserved-ranges =3D <36 4>, /* NFC eSE SPI */ <74 1>, /* eSE */ <119 2>, /* SoCCP */ <144 4>; /* CXM UART */ =20 + spkr_0_sd_n_active: spkr-0-sd-n-active-state { + pins =3D "gpio76"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + + spkr_1_sd_n_active: spkr-1-sd-n-active-state { + pins =3D "gpio77"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + pcie0_default_state: pcie0-default-state { perst-n-pins { pins =3D "gpio102"; @@ -743,6 +962,13 @@ wake-n-pins { bias-pull-up; }; }; + + wcd_default: wcd-reset-n-active-state { + pins =3D "gpio161"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; }; =20 &uart7 { --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AB1562F1FDE for ; Thu, 15 Jan 2026 06:49:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459774; cv=none; b=UHigCUflKNDjPDNpC1BAtYeuTuGU4QhqpEx5zaGI1k0KNJlnlQ2nZgBln+4OyuiwJ2pvSoOSF44Kjp0nQf6IirbZJWbpakYOjfEQNz8EmLsDXJ9wDeJq3OJWWy4ZiAxU6CDVDR6GQUWqCPhc21Eg84BmPeSbu2ymPhA/i3ubQmI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459774; c=relaxed/simple; bh=xp2OoNJ/JME6lm3gL5GdAzpj7J6D/7fvnMTRotvZFng=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rFLRKoQgqpBKUigWQDruivbXxVpdLtTXDIgS6zO1oXykG2PJGkEw1kZTLl899VwAKRztz7Dles/y3ZwFiwjlyZZK1fhh/I7eAtnsZ397yuCPvjCiFrWGoAfcxEzaeJSNuiXD8jMv7F8MGuMOh2ruV9c7kbbvP4VL6k1LLzG6QPE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Bh+Wb3WF; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=iCjBuaZm; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Bh+Wb3WF"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="iCjBuaZm" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6fmS43419433 for ; Thu, 15 Jan 2026 06:49:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DwRXuth5sOfxC/h8qXw02imj+yI96ScM9yQouU7S5aI=; b=Bh+Wb3WFRMM9n0G2 TsenAl+7U+YDDin/JWpnvDapA+EjzAaub6WORTlrypbXldYV7zrBK+P4Ro16G/8M 2vV1gYNqwVKsJ/atjiJeJTHjOjk/zjvZ6umX/wGKZbCs3crRXB3rob6LeoMiAv+b HHFZzbBxEKFzzystF9sIeYKqAJMcvPj5jVYDnJ96EyQL5JQwfIQxz1pvnoV4Bt9W ZpDiO/NEFKPVcp9O/eSGyc/iAI56BUGUw+w73Elm5fAg8QeGRPE70RAUUzvgqGTB vsmN9gelhQeSxir3ZqwgxkuAoPfxhqoQcTp+ChFQ/UeVSxBbwR14+1AIGSk50AsF 2W0EKQ== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bpjj89emu-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:24 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2ae32686ed0so4712069eec.0 for ; Wed, 14 Jan 2026 22:49:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459764; x=1769064564; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DwRXuth5sOfxC/h8qXw02imj+yI96ScM9yQouU7S5aI=; b=iCjBuaZmKxyBoVdbM8p8Y8S+SBmQ2hwEOZ/xNTwBvB1+7jUU6/lcDjEs1lTHuqnJlJ mTxj70/TRSIbxcIUbK2jP8nrlhTOesZVIf5l15BGRh9+4Ad4AlKMh32shcFyATqHbzmv FFHZzXh++tNWnik+RGbOzNcP+IACyo4vmRyZ6S+GoUpjUhXKvp74NalS4ZpBc3ZuuTbZ AEjzT9XE5Ruf2ifdvXUYkVoK481tGRwImBA+S43IAZKWpdh1bOBAPjZ8Hve6s4eT4MIU bgsVcgsbtc8ypQqFe8om0Q0UhkeqyEFHwI6oeVkqht2NAAEItGdI5kpJ1ZpfzwErcnJg 01Iw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459764; x=1769064564; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=DwRXuth5sOfxC/h8qXw02imj+yI96ScM9yQouU7S5aI=; b=v/PPT6OtXke+UBs/SK/Y77jlJzTd23V6XnFT/ZJnK/IM36IRNTyZZfDCgRv4c7mxtR 27KDsqX0eS+yMnhQ3TVmAm7cpQbQKIcchgsQ3lo3NZB7pR0TwsYLPGGdEDilEWKBr4L6 H49H3rbNMSAtRA2N703n8I5DLkDzVN9yc4HLwEJaaBMGEAA9Bjy9dLBrSxg09nm8VZnp +lSRv4Ku+6rrOcc7fn+F5UPvwvG+TRpbWyWYCKgli6K88QXPN5h7gzmtZfkBTNf4rIQZ weSehfQWLgiIQsK+TC/SbwQiBrd5Rsc/SwmeQyO2U9eWMAllR3EmpU39vJb+FdeTMzGn Zkdg== X-Forwarded-Encrypted: i=1; AJvYcCXkGR/s0eaWVtmsxwO9Rn37EcJIrovyQTuQeNfDpLZ07NrBXZCCYw2ZvkkwwJii21eX/Qonnr/b94h1pUg=@vger.kernel.org X-Gm-Message-State: AOJu0YwCqXgXmeR2+5Z7ZP8/19xvQ5kO1ZHopseCdCKiOlAP0lFuJq7n Ee0iDInfbUSqssI32Vff+SWLHVncAIx7XW83q0I7VlKotc9PV0oyXnWW3LZvY4SO0GwJqRIkr1k 0BwpFc4brSW5LfjTES//UHsUwtd1MSYdBRk1RxWnlka6aR0QJT0tarz7ph7rVWvqv4OA= X-Gm-Gg: AY/fxX7eR6MMf9TUGEuNFbT6TiRFwknGtTLGY3nNEU84qdWuwccl6wpTmiHaF6b0jWr OkADB9kxVO+rld4l7bMKIZeQ5XuMngak1F7lP3DhbHzoBA+AQecP5TtyKXpEn6x0zngnYOTu+Db gqo0nTf3aZcbt9aiNe2g60HasHl2cq4RUNTfFT1EYL1TvZKJrNwuPywlHOsloJG8sx1W69+xGeQ MNeR/xi4rcpFyl3byQNgkpiddrr87yTegKXF9K+likhEbZbBrUu7gmsqSFOnYqyQVEvNIHPtVlm BQMeGQd/t9G+QWU79I3O0XhR5Te5jHhzaj9jM+BjS1c/RmClbOvuMLNm6ouAftqLk/2Itaji6tF i4VgxrginRGKXVzVierQMsCzmXHeUUZqXNa02WL1+rfxO4/AGHg7jKnkvsIEM X-Received: by 2002:a05:7300:549:b0:2ae:57c2:7c96 with SMTP id 5a478bee46e88-2b4870693e7mr7578629eec.24.1768459764279; Wed, 14 Jan 2026 22:49:24 -0800 (PST) X-Received: by 2002:a05:7300:549:b0:2ae:57c2:7c96 with SMTP id 5a478bee46e88-2b4870693e7mr7578593eec.24.1768459763708; Wed, 14 Jan 2026 22:49:23 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:23 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:11 -0800 Subject: [PATCH v3 09/10] arm64: dts: qcom: kaanapali: Add support for MM clock controllers for Kaanapali Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-9-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Taniya Das X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=4376; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=A/wP8vKRq63n+rmtODpcZTle9QOXAomtcrBdNDPUjzs=; b=vy08cXOkAzQWjzy/Yg9fC13wMA1bkLb8PJ51Sm8d1rq/tJToVwJspoigcvchUnOq/OuiR/oIU 5I4gKtzdt8+C7/Lj7L+EESgQAB9Xd7XsLHWbPeiwGmPjDZC4Gb7YOkC X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-GUID: M0AXfSQ8teT-XHBCPByLCJkpjds1ylTV X-Proofpoint-ORIG-GUID: M0AXfSQ8teT-XHBCPByLCJkpjds1ylTV X-Authority-Analysis: v=2.4 cv=EIELElZC c=1 sm=1 tr=0 ts=69688df5 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=Y3HLYP14RHR0fgYgac8A:9 a=QEXdDO2ut3YA:10 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfX9uFtf+2ZVRhK mFuo1yZ0DStVpUJm/Z0+OKT0DidUbb32OdFbqINQXf1qLrMAf6xf8WTvFWnobP2x3iNPw0n2RSO uTNtek7X+y3qFbNKGUFAJyTCIPbfsJ5Z7sUjtuEVv+eujGZOsodmKp5tsskP5XbFAk/EInW0O9p RebB2igapTUtLPaWNLCVrIqAPaw0JkvIlXtsV+30U74B3wVgMqOZyxnbfsrX84rhYbEz2aguTQn vPEReuFI8LC7GEu18TyMO4H9xMQkC8S/S2NkL6rwU1XOEBmrLlWs0U5nIbmmJm1niH01GZFBSCw cNX1kjXqAxAH0vG+jpmgJ0C+8G6bHBRQwei/FVrQfkgdn6iBeS/UhjFx+3kC5zJ7TDwiJC9dqzA V4paYxIgv2iFRwco2bdtgHju7hPgLdKAPMXP0SVDeYwhN3RLrPHfKzw7aVMVlv7dFmj/ra9Ovu5 uRqLXAb6MV3XJgEdMCw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 clxscore=1015 impostorscore=0 malwarescore=0 suspectscore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 From: Taniya Das Add the device nodes for the multimedia clock controllers(cambistmclkcc, camcc, dispcc, videocc, gpucc and gxclkctl). Signed-off-by: Taniya Das Signed-off-by: Jingyi Wang --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 102 ++++++++++++++++++++++++++++= ++++ 1 file changed, 102 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 30705483ca20..8689715ae24f 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -3,7 +3,13 @@ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. */ =20 +#include +#include +#include #include +#include +#include +#include #include #include #include @@ -1594,6 +1600,24 @@ aggre_noc: interconnect@16e0000 { <&rpmhcc RPMH_IPA_CLK>; }; =20 + cambistmclkcc: clock-controller@1760000 { + compatible =3D "qcom,kaanapali-cambistmclkcc"; + reg =3D <0x0 0x1760000 0x0 0x6000>; + + clocks =3D <&gcc GCC_CAM_BIST_MCLK_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MX>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; + mmss_noc: interconnect@1780000 { compatible =3D "qcom,kaanapali-mmss-noc"; reg =3D <0x0 0x01780000 0x0 0x5b800>; @@ -2569,6 +2593,46 @@ tcsr: clock-controller@1fc0000 { #reset-cells =3D <1>; }; =20 + videocc: clock-controller@20f0000 { + compatible =3D "qcom,kaanapali-videocc"; + reg =3D <0x0 0x20f0000 0x0 0x10000>; + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_VIDEO_AHB_CLK>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + gxclkctl: clock-controller@3d64000 { + compatible =3D "qcom,kaanapali-gxclkctl"; + reg =3D <0x0 0x03d64000 0x0 0x6000>; + + power-domains =3D <&rpmhpd RPMHPD_GFX>, + <&rpmhpd RPMHPD_GMXC>, + <&gpucc GPU_CC_CX_GDSC>; + + #power-domain-cells =3D <1>; + }; + + gpucc: clock-controller@3d90000 { + compatible =3D "qcom,kaanapali-gpucc"; + reg =3D <0x0 0x3d90000 0x0 0x9800>; + + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_GPU_GPLL0_CLK_SRC>, + <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + remoteproc_adsp: remoteproc@6800000 { compatible =3D "qcom,kaanapali-adsp-pas", "qcom,sm8550-adsp-pas"; reg =3D <0x0 0x06800000 0x0 0x10000>; @@ -3139,6 +3203,44 @@ opp-202000000 { }; }; =20 + camcc: clock-controller@956d000 { + compatible =3D "qcom,kaanapali-camcc"; + reg =3D <0x0 0x956d000 0x0 0x80000>; + + clocks =3D <&gcc GCC_CAMERA_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + dispcc: clock-controller@9ba2000 { + compatible =3D "qcom,kaanapali-dispcc"; + reg =3D <0x0 0x9ba2000 0x0 0x20000>; + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <0>, <0>, <0>, <0>, + <0>, <0>, <0>, <0>, + <0>, <0>, <0>, <0>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + #reset-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,kaanapali-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, --=20 2.25.1 From nobody Sun Feb 8 13:45:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A8D12EBBB7 for ; Thu, 15 Jan 2026 06:49:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459774; cv=none; b=c3LVEPe/ZU+GSXnEnAfvzde+SMrY4HWCwLa2Y/UwlUw87H4ALteMqUrlQozVZx2+DrfJZfG8InclH3CWGHTn6UeOFTLSmnfrXRCWkQxKeXCkZKGfEHyspFT0UgwNEc/FfTO/+hWGNPSzz+KAUTNpT99InEpPHi+xcwNggANEvFc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768459774; c=relaxed/simple; bh=gu9fZ0uHYCi+VLsnAAl+Bc5GutcGKYQUoVSKNZhScJU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bMib+uhAaBrq4gzu5vSec4cCEVfr1JVIVfRgj1ttmKdcJp107BZJC5/YfCE5e/QPjqV5RuBStPcy8bjSrr8Y/Bo8j+pyIgrew3Y+9kqNnJNQTjt0/dgIVuo1XbCt5LJGP2yvlUGut7CmMH9yMZfVQc8dVbZfIJ4cHp90jPkNM9Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=OI6+yBEO; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=bjd3T4Z0; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="OI6+yBEO"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="bjd3T4Z0" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60F6frXD1582048 for ; Thu, 15 Jan 2026 06:49:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= P5H7H7bjQPm8ENPrzVSylrIfYe1IgT7pZO47BRNCHgU=; b=OI6+yBEOgVuWaiax JEzXHjxr/M+fa+xHN+ZCZHSIF8hUWFcYauZIFdtAQmmAhMOCc3w4GoJnAz5gSbRq zBv+t+/uu7RV6YSAHgaA1ZumgDfq9d00zKWwu5+BdN+wRVRU7ag+quQ1hWbwgWzl 4zqoEvJFuKj1qvA7VL85I+Iqo3iHvkZA5cYj9i19USbsrVcG/+7JhiRsj2Ja4woR BFQ7437+1BvaqMy5sWKiVcAdhFPm2W/ZCz2KnX0GSPn4OWUR/cYixPaMDLVXg6+h hJb0uJSasZdieH/3LX7qM8VV6agZgv2Rp3Ox1qVGJQxApGSmQpTfBI0OXRRawYa1 uGElPQ== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bpj1psgqe-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 15 Jan 2026 06:49:25 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2b6a8b32fa9so697445eec.1 for ; Wed, 14 Jan 2026 22:49:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768459765; x=1769064565; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=P5H7H7bjQPm8ENPrzVSylrIfYe1IgT7pZO47BRNCHgU=; b=bjd3T4Z0ghymRVc2vsbbnVw7GgpggXOUVL+ufm2uD6jawFk4vcqBZJ79BDuQ796Dka gr7fIodiWg3Jg9zwIl0+RiLcb/Ti8tJdn1FDpFYjgjaX2gZYCSp9DHwFiNn4+OAcOUiS SKAtDyviAMib1eLmG1SyKuEcpvmY58CueCn/CsR8PHONrfmusqQay/CWUb4LwwSWam0w H3grOzuYhubWxZnoMf3jbqtnE8s0vWitgSIVsD3q68C/UYhzE2E/51+Sieg9sy+ChDqZ wQKgS7LQ7X/6ueZxwjJ/di892VYVtqh2o9VJ0h5lLWUYvL6r1PBDcBs88BpeyXhv6zkt IjmA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768459765; x=1769064565; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=P5H7H7bjQPm8ENPrzVSylrIfYe1IgT7pZO47BRNCHgU=; b=LO/ly4JDuvqH4A/0bNuPcWCdQWopciev953O84RiM8StTivBcOkMTKdmaaxkXqSgEk 7zSrNvfu3BTIOwKBrKsw82suCaEu/isLMfPRmo8e/wknRA428Pics6/hVh5ZEGdrcDHX UXqLQZBR/7LDJvoBwkQ5+6OZgeAvEX+ZP0SQ7vraLkAo0glFLT2QvS72ilU7xaJfloMs dbCbFbUe+vSx8LajF00qy0HmzUhX2FsunB/wyYzv2q8+VO0XAt36Af8Z9wUMbM3KBx/B aDAw9IE/rntXPZ7YnCc2lVVjcUDXN049N4xUipRE87TSCX/eTHRuI8/SmOSiaE1h/yhg eUgA== X-Forwarded-Encrypted: i=1; AJvYcCWNc40NRCpSPVawJTV8o7pVX/0WHBwxzT6+/E5L7p4cAnuLlKcQexGtYSTLFY6MNgShPy328Nm5AkAkZY0=@vger.kernel.org X-Gm-Message-State: AOJu0YwqWxmLU8zq8Eb9p8CXxGy6j+cxmUEXv0jaxZw96jrphRcSN8Bf 6NiKaWcuw7nmzoxU4yTYiQxtbtGVgS6NBk0OMfjhfVbM9zH54TgBvZKYyPrAnHeZYD2K2b8s966 y+G8cgose6apQmD4qDdmkZnLu1nr2ok+nrHGs3fXsRSjfWj4x2ggCTsGH+XoNYosiD08= X-Gm-Gg: AY/fxX6p26cE3jMMIpEdM7wJ1zKNAB9oROJDyiEpcEblpy6xFn2968LicKU9396+LXr DUMPiCVJtzcpAw/etBjEZXAVvErG5POmXJPpKBhQJbXqwUICUckWYIAZdVolggngdxdFJblv3nh VvoU0XkLj9a68a9FRYVkUsIsvCinKFe1hpcXLRc0qF93WS0ANqG5vix9QOQt4cROncncEbx0jkJ ny5t4EB0t6aYTP3ZTD9FmjUzKXrqgDeNShIKOuefPWi75Q53sQL4QrqEezyGsSJ7X7LKRlJ34Fe nGS5E4Y95UlNsaPlbyMhLNHLIAWHuxxoVTghzN58ojZc+tMngNjAMfZKs4sBWpTC8gVVRWQ5OXI N9Q0tHiiICFtO1tdiyjQ95hjQj5sSNI9EBGgAtCsMblCLde7f/FTIIlJEbDSw X-Received: by 2002:a05:7300:818b:b0:2a4:3593:6453 with SMTP id 5a478bee46e88-2b48f212f49mr6039652eec.3.1768459765188; Wed, 14 Jan 2026 22:49:25 -0800 (PST) X-Received: by 2002:a05:7300:818b:b0:2a4:3593:6453 with SMTP id 5a478bee46e88-2b48f212f49mr6039628eec.3.1768459764582; Wed, 14 Jan 2026 22:49:24 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b480dea94fsm3259143eec.24.2026.01.14.22.49.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Jan 2026 22:49:24 -0800 (PST) From: Jingyi Wang Date: Wed, 14 Jan 2026 22:49:12 -0800 Subject: [PATCH v3 10/10] arm64: defconfig: Enable Kaanapali clock controllers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260114-knp-dts-misc-v3-10-a6cc9e45de93@oss.qualcomm.com> References: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> In-Reply-To: <20260114-knp-dts-misc-v3-0-a6cc9e45de93@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Taniya Das X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1768459754; l=983; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=fXBOwf7jNpK/r3aio+lf3mxP7UgmWyx3xEAxq5c7bCc=; b=OLEfXQ/IlAvfXHAjsaggtpee0zZkcba9qpD+a/yB+EscsqXL7HywszqXtbIGaYUf4UcBJ8atD 5nGjhSqKcQ8AjVJlJReYfNhQNE+S0a0GtXveqlGMhV8/RoDOeQzeBeB X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTE1MDA0MyBTYWx0ZWRfXxRCSneCBkGAp w9wBY8HPGHKek/yu/wbT9ZI4XVIO2lfmk63oVHad2fDFDSLheMDolrxcmxnAxfKa0qdzCgC1icr W3/WB7JPGf6gi/Aus9EsNSY38yH4lZaC+8vsRfY2EF1uMu+xK814fn3ba9AbcTpqLuPk3/jfDN3 fqzo5Yf0xQmSgUU8kJw3zSa0i9ri3e/oZ+3GIqWEs3MIXiozh4HhnA/sJlHTHCKMe9hsAE5fYlC 6MfneShEs0l1IWNLNW15DJDbBuadgNluX8fF+YGVwH9IEMogCpPtG8/P2036DVEqcWi/KIEIg9Y RUkeKS82lo263vwoowteM9i32X9It4z1TIgcn+tHIjqypDpBnv+fOS34Uos/XcRy3o4YuKF9fHT 75XRujOw8aNvWINCirX1o1MCuFMIMDjzXW/lhNicEDyU6PyPR4jXFeP6xmGkc3gWJEUg7ROrm6J DJdbj0fTC8NmpWQ3frw== X-Authority-Analysis: v=2.4 cv=J+KnLQnS c=1 sm=1 tr=0 ts=69688df5 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=5cJRhT7gGN15LLc9nl0A:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-GUID: MXO7MZMEAGgAk_fnXUtbzLEgXYy2foUw X-Proofpoint-ORIG-GUID: MXO7MZMEAGgAk_fnXUtbzLEgXYy2foUw X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-15_02,2026-01-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 priorityscore=1501 bulkscore=0 phishscore=0 clxscore=1015 suspectscore=0 malwarescore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601150043 From: Taniya Das Enable the Kaanapali display, video, camera and gpu clock controller for their respective functionalities on the Qualcomm Kaanapali platform. Signed-off-by: Taniya Das Signed-off-by: Jingyi Wang --- arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index c43dcadabec4..84e9d5785de6 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1452,8 +1452,12 @@ CONFIG_COMMON_CLK_MT8192_SCP_ADSP=3Dy CONFIG_COMMON_CLK_MT8192_VDECSYS=3Dy CONFIG_COMMON_CLK_MT8192_VENCSYS=3Dy CONFIG_COMMON_CLK_QCOM=3Dy +CONFIG_CLK_KAANAPALI_CAMCC=3Dm +CONFIG_CLK_KAANAPALI_DISPCC=3Dm CONFIG_CLK_KAANAPALI_GCC=3Dy +CONFIG_CLK_KAANAPALI_GPUCC=3Dm CONFIG_CLK_KAANAPALI_TCSRCC=3Dm +CONFIG_CLK_KAANAPALI_VIDEOCC=3Dm CONFIG_CLK_X1E80100_CAMCC=3Dm CONFIG_CLK_X1E80100_DISPCC=3Dm CONFIG_CLK_X1E80100_GCC=3Dy --=20 2.25.1