From nobody Sun Feb 8 15:58:12 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14BE4199EAD for ; Tue, 13 Jan 2026 16:15:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768320925; cv=none; b=exfzPeHLoAITh0Hd8C1aJTQtzWzvxrp5w7yhSRhbBQ1HXxs3ca5O8EFqh/Ai9bNbCOezJbKZR5s7+tLbGvje8YLevZLgdWuI1eBaCPGXMBXtTPX6YfE7tqaLKMvfcpNz3b1U5a5u7UrF6NJ3Bb/YS7wuwEWN07miS1a+2k0TT/s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768320925; c=relaxed/simple; bh=X+1J5PrXk/eYAdcNrlogIy51e8BwUbac79/oxhidec0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fKc19r8SdF7839PLeH75VIqtV6G83Yf4/nvv40POWiZVbJMyRaLdem97pnbEMr3si/1J7pICHP/M8/tf5Xewdss3PybbF2Sx2JEe9+iIF/8ziws1RL3o8Nv5Ca4d1p0CXnN1EqNxnTJM9q75pxSgiqVX6hcfROOqs9nduORaFZU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=YeRtFyou; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="YeRtFyou" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-4779cb0a33fso83490375e9.0 for ; Tue, 13 Jan 2026 08:15:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768320921; x=1768925721; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1s6pH8NPA0ipZmaojy8syPtuylZJ77gPmpuGh7ODFgg=; b=YeRtFyouUfzqg+g+cWScjYYYRIu5XUEGiDz45UjiE8t0guZzN9rwpxZc16yq/r2RTE tJqq+dxdbeurtLW8I0Reioz4dsStNV9zqGpDneIF15dYp7fot7cwSR0a4DlbvpiTQ4W+ rLVAyplUnxX135/Ze3wOMjRq7ek5IT6RrZGyphrJNvs4YCHAhhsg7ZZoSVEC41AG7Wr+ Iacx+kfoEktUkVDwkcdCA2xszq4Df2JQ/hNn/zF+kCDs2BBBHu4zu6eW4Ucp25ZFSTVO VbrAGEnEWWp0NQ3ASrVTdz331B5GTz22aPRs8XrJCVRAHyAPwUoJd/UsPednN5z6KVXg 3WPw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768320921; x=1768925721; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1s6pH8NPA0ipZmaojy8syPtuylZJ77gPmpuGh7ODFgg=; b=uyBF5NC+Q5xXSflOXyh/gGwtR3VfrIJBVmsP5Y9jBbJKGv+X4caT0L5DktLxjUqMB+ JtHXyhmQek5JQspBOah9bze8CpsQ2SK+Kc9Wzlj12R6eYLfgLWcHr41ccbLFWmGl6hM5 DjoRojWqwpNiQtImk6i3FIuuAys4oemVGl6Zgp8Y9OARQvWQeaSf9aMd402VFBpf73qC GYA0cTQDDsigv0cFRGSgXSH1drFy3WXa5OATWRRLfOnLJW1hG4mioMwomhX2KwNq9M5D oTFpn1kmNxnzww28lONIVrcoJFUHlksi9khLo4lSJh7T2hvhAmsmKq2PGAabTWyWwyoT Qu0g== X-Gm-Message-State: AOJu0YwlqS3WNK/j0UW2O+BKi/txVW06jjPHRL1NsQDNLAYlH6ipfDo1 EhktbdVxe4uu70n+CqMy75T1F2fuiagw2Bmw0mhebaAVQZVfv1gWqqYWcLwqnw== X-Gm-Gg: AY/fxX6OszD4x+PZkyUraiJbypC4W7jiP3n4KGaZ0fyPgjGXTAs9aJ07yuQeKCNqjbs DU8ahF4llC3tqoNw4/utHobcHOonGg7a9KOUsZ4dPHRKE/XlxUvE8cJv2o/rfjytfrh5DgQUACz +KO6dlUloy0pZDYJuShS+sEmQFq00MSzsMxEStzKElKEVoLbTavBBfe49avkCajW4DpU/z6J78H i/F2yL+cbGb/52LwwauCwMGqXJ1NOUIuPKJ08LfdIGnguQERR1SIOoMcUSYXJjLHAyhHHmAuoO0 sDYgRXx9UNrgzxVAR3TLrwlXReItXUfcw/+VCHQEvBp5UenByKw/LwvkNSXCafGtuZWSq6Am9DU NC2Ifioxt4AjPbMBEjjhuw3+YwO4MTT8BS9JsNHq9pvSIYoGGgQzCrrBExYcmIg4jlxXPaHdw7Z pGPieUc7t7xJbDgtC5Hy5/uTPTpk7YjKADBKfSN65s/VObbzdqay8/hoMrYSb4tp5M X-Google-Smtp-Source: AGHT+IEBkqIo09065N0bi2TrrVj4eRHKloky1enyrZHc+sXMIs3OMC5p/IWN5EPOuPpgYYKp0+XRsg== X-Received: by 2002:a05:600c:6303:b0:47e:d943:ec08 with SMTP id 5b1f17b1804b1-47ed943eedcmr36590545e9.28.1768320920880; Tue, 13 Jan 2026 08:15:20 -0800 (PST) Received: from localhost (brnt-04-b2-v4wan-170138-cust2432.vm7.cable.virginm.net. [94.175.9.129]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47ee28116d3sm2084275e9.12.2026.01.13.08.15.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 08:15:19 -0800 (PST) From: Stafford Horne To: LKML Cc: Linux OpenRISC , devicetree , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Stafford Horne , Jonas Bonn , Stefan Kristiansson Subject: [PATCH v4 3/6] openrisc: dts: Add de0 nano config and devicetree Date: Tue, 13 Jan 2026 16:11:36 +0000 Message-ID: <20260113161152.3688309-4-shorne@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20260113161152.3688309-1-shorne@gmail.com> References: <20260113161152.3688309-1-shorne@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The de0 nano from Terasic is an FPGA board that we use in the OpenRISC community to test OpenRISC configurations. Add a base configuration for the board that runs an OpenRISC CPU at 50Mhz with 32MB ram, UART for console and some GPIOs for LEDs and switches. There is an older version of this floating around that defines all of the hardware on the board including SPI's, flash devices, sram, ADCs etc. Eventually it would be good to get the full version upstream but for now I think a minimal board is good to start with. Link: https://openrisc.io/tutorials/de0_nano/ Link: https://github.com/olofk/de0_nano Signed-off-by: Stafford Horne --- Since v3: - No changes. Since v2: - Move leds block up to the top. - Remove unneeded "status" from gpio0. - Removed earlycon from de0-nano.dts. arch/openrisc/boot/dts/de0-nano-common.dtsi | 42 +++++++++++ arch/openrisc/boot/dts/de0-nano.dts | 54 ++++++++++++++ arch/openrisc/configs/de0_nano_defconfig | 79 +++++++++++++++++++++ 3 files changed, 175 insertions(+) create mode 100644 arch/openrisc/boot/dts/de0-nano-common.dtsi create mode 100644 arch/openrisc/boot/dts/de0-nano.dts create mode 100644 arch/openrisc/configs/de0_nano_defconfig diff --git a/arch/openrisc/boot/dts/de0-nano-common.dtsi b/arch/openrisc/bo= ot/dts/de0-nano-common.dtsi new file mode 100644 index 000000000000..02e329e28e33 --- /dev/null +++ b/arch/openrisc/boot/dts/de0-nano-common.dtsi @@ -0,0 +1,42 @@ +// SPDX-License-Identifier: GPL-2.0 + +#include +#include + +/ { + leds0: leds { + compatible =3D "gpio-leds"; + + led-heartbeat { + gpios =3D <&gpio0 0 GPIO_ACTIVE_HIGH>; + color =3D ; + function =3D LED_FUNCTION_HEARTBEAT; + linux,default-trigger =3D "heartbeat"; + label =3D "heartbeat"; + }; + }; + + memory@0 { + device_type =3D "memory"; + reg =3D <0x00000000 0x02000000>; + }; + + /* 8 Green LEDs */ + gpio0: gpio@91000000 { + compatible =3D "opencores,gpio"; + reg =3D <0x91000000 0x1>, <0x91000001 0x1>; + reg-names =3D "dat", "dirout"; + gpio-controller; + #gpio-cells =3D <2>; + }; + + /* 4 DIP Switches */ + gpio1: gpio@92000000 { + compatible =3D "opencores,gpio"; + reg =3D <0x92000000 0x1>, <0x92000001 0x1>; + reg-names =3D "dat", "dirout"; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "disabled"; + }; +}; diff --git a/arch/openrisc/boot/dts/de0-nano.dts b/arch/openrisc/boot/dts/d= e0-nano.dts new file mode 100644 index 000000000000..b5b854e7e8b4 --- /dev/null +++ b/arch/openrisc/boot/dts/de0-nano.dts @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: GPL-2.0 + +/dts-v1/; + +#include "de0-nano-common.dtsi" + +/ { + model =3D "Terasic DE0 Nano"; + compatible =3D "opencores,or1ksim"; + #address-cells =3D <1>; + #size-cells =3D <1>; + interrupt-parent =3D <&pic>; + + aliases { + uart0 =3D &serial0; + }; + + chosen { + stdout-path =3D "uart0:115200"; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu@0 { + compatible =3D "opencores,or1200-rtlsvn481"; + reg =3D <0>; + clock-frequency =3D <50000000>; + }; + }; + + /* + * OR1K PIC is built into CPU and accessed via special purpose + * registers. It is not addressable and, hence, has no 'reg' + * property. + */ + pic: pic { + compatible =3D "opencores,or1k-pic"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + + serial0: serial@90000000 { + compatible =3D "opencores,uart16550-rtlsvn105", "ns16550a"; + reg =3D <0x90000000 0x100>; + interrupts =3D <2>; + clock-frequency =3D <50000000>; + }; +}; + +&gpio1 { + status =3D "okay"; +}; diff --git a/arch/openrisc/configs/de0_nano_defconfig b/arch/openrisc/confi= gs/de0_nano_defconfig new file mode 100644 index 000000000000..bc63905f9cd8 --- /dev/null +++ b/arch/openrisc/configs/de0_nano_defconfig @@ -0,0 +1,79 @@ +CONFIG_SYSVIPC=3Dy +CONFIG_NO_HZ=3Dy +CONFIG_LOG_BUF_SHIFT=3D14 +CONFIG_BLK_DEV_INITRD=3Dy +# CONFIG_RD_GZIP is not set +# CONFIG_RD_LZMA is not set +# CONFIG_RD_LZO is not set +# CONFIG_RD_LZ4 is not set +# CONFIG_RD_ZSTD is not set +CONFIG_EXPERT=3Dy +# CONFIG_EPOLL is not set +# CONFIG_TIMERFD is not set +# CONFIG_EVENTFD is not set +# CONFIG_AIO is not set +CONFIG_BUILTIN_DTB_NAME=3D"de0-nano" +# CONFIG_FPU is not set +CONFIG_HZ_100=3Dy +# CONFIG_BLOCK is not set +CONFIG_SLUB_TINY=3Dy +# CONFIG_COMPAT_BRK is not set +# CONFIG_VM_EVENT_COUNTERS is not set +CONFIG_NET=3Dy +CONFIG_UNIX=3Dy +CONFIG_UNIX_DIAG=3Dy +CONFIG_INET=3Dy +CONFIG_IP_MULTICAST=3Dy +CONFIG_INET_UDP_DIAG=3Dy +CONFIG_INET_RAW_DIAG=3Dy +CONFIG_INET_DIAG_DESTROY=3Dy +# CONFIG_IPV6 is not set +CONFIG_DEVTMPFS=3Dy +CONFIG_DEVTMPFS_MOUNT=3Dy +# CONFIG_PREVENT_FIRMWARE_BUILD is not set +# CONFIG_FW_LOADER is not set +# CONFIG_INPUT is not set +# CONFIG_SERIO is not set +# CONFIG_VT is not set +# CONFIG_LEGACY_PTYS is not set +CONFIG_SERIAL_8250=3Dy +CONFIG_SERIAL_8250_CONSOLE=3Dy +CONFIG_SERIAL_OF_PLATFORM=3Dy +# CONFIG_HW_RANDOM is not set +CONFIG_PPS=3Dy +CONFIG_GPIO_SYSFS=3Dy +# CONFIG_GPIO_SYSFS_LEGACY is not set +CONFIG_GPIO_GENERIC_PLATFORM=3Dy +# CONFIG_HWMON is not set +# CONFIG_USB_SUPPORT is not set +CONFIG_NEW_LEDS=3Dy +CONFIG_LEDS_CLASS=3Dy +CONFIG_LEDS_GPIO=3Dy +CONFIG_LEDS_TRIGGERS=3Dy +CONFIG_LEDS_TRIGGER_TIMER=3Dy +CONFIG_LEDS_TRIGGER_ONESHOT=3Dy +CONFIG_LEDS_TRIGGER_HEARTBEAT=3Dy +CONFIG_LEDS_TRIGGER_CPU=3Dy +CONFIG_LEDS_TRIGGER_ACTIVITY=3Dy +CONFIG_LEDS_TRIGGER_GPIO=3Dy +CONFIG_LEDS_TRIGGER_DEFAULT_ON=3Dy +CONFIG_LEDS_TRIGGER_TRANSIENT=3Dy +CONFIG_LEDS_TRIGGER_PANIC=3Dy +CONFIG_LEDS_TRIGGER_NETDEV=3Dy +CONFIG_LEDS_TRIGGER_PATTERN=3Dy +CONFIG_LEDS_TRIGGER_TTY=3Dy +# CONFIG_VIRTIO_MENU is not set +# CONFIG_VHOST_MENU is not set +# CONFIG_DNOTIFY is not set +CONFIG_TMPFS=3Dy +# CONFIG_XZ_DEC_X86 is not set +# CONFIG_XZ_DEC_POWERPC is not set +# CONFIG_XZ_DEC_ARM is not set +# CONFIG_XZ_DEC_ARMTHUMB is not set +# CONFIG_XZ_DEC_ARM64 is not set +# CONFIG_XZ_DEC_SPARC is not set +# CONFIG_XZ_DEC_RISCV is not set +CONFIG_PRINTK_TIME=3Dy +# CONFIG_DEBUG_MISC is not set +# CONFIG_FTRACE is not set +# CONFIG_RUNTIME_TESTING_MENU is not set --=20 2.51.0