From nobody Mon Feb 9 23:04:02 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4281C3921D3 for ; Tue, 13 Jan 2026 15:00:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768316425; cv=none; b=qAy2HRdaHpkFbSMnFBZpE8Nu7tv7KA1m8Bf+C3sQZ6vXGXcJa+eUVRXRfRt3rA1JOk2NKgz5zqc2DrXb3jDpAvhgYJKJmkM8wOW74FdAJAGU97AxzCg4mvSsknZc+lpek4oopq7gkanQq8K7s5vV3veEM5B9F3WDxznfbn+cZx0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768316425; c=relaxed/simple; bh=ThZ0b8eUhY7yD7ENyUsKPs8BGG8kVqmS/eCCL4DespY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=H5pQLhVL1pCsk4j78rjqERVXywmVSBu9BRkSt/RLTu5n+of5UTGE9V6bKLpYANUJm17q1VpgYBHR5RyHGejpOaziTGd1dXpsDKLBoNJO1R+E1y2ai/FzYsZ4N05U+bEn2x6pxvIVaZ/mhW2qSJJEYNaIIV+6u5cYLx++NZVnUR8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=E2wAdb2u; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=SXx9+Pm4; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="E2wAdb2u"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="SXx9+Pm4" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60D8Yvge3727090 for ; Tue, 13 Jan 2026 15:00:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ZjsHMcKbqzB/IwBMVpW5S12AFJ5wBlx7jkpmBTCuFnc=; b=E2wAdb2u3fQ2/2uw 6XtKI18yt18Fp65p3rdmP3RGMWGBpurAYZLhShDFLEcpGgPURNsN3v77CSZvpz7v xSa9vXoOog4lVWxT7B8utVA8uPSfh0LvvYwdVyrGbf9MvEg7IabkkbpU/FVbnJQg 94DAQrrX9Y3PhpZ3STlvgXz5oC1uSkY3cy/XhMNbcuTDO/LL7udF7A+8aLNC+aI+ fe8ssVcTl6W/CZF56GH3GKysN9rDjQJP0bNFY15CM9XZUBH9+2AiKx9xudDdlBz+ aCEie3ce4r17PXgLLdAHcbyXdYwsRLLfBy8RI1OtW9FR9GOOoYuOIkkH3bDqbB/G VzlXlw== Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bnjnu17vk-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 13 Jan 2026 15:00:22 +0000 (GMT) Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-8c38129a433so2030648185a.2 for ; Tue, 13 Jan 2026 07:00:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1768316421; x=1768921221; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZjsHMcKbqzB/IwBMVpW5S12AFJ5wBlx7jkpmBTCuFnc=; b=SXx9+Pm4adHgxn/M+MQ1YJeaqWP35vNvSJdbylbjxmsKMPNGdOPgGz7n/Nji+nwcv+ TWwEqZ/+ayv0RhNctAy0vTmF6wRi48cXFcF9lgo+4/iC3KiVoc9rJJ4r0drzLm8xDEd9 2RVmlvepNdul4RDbQIsdfKKvYGh5jyjWoPGtCMPjX4DPSag6n+w6WoR/+7eIl4A0mjcQ rMRmZSHdzPEqrUkS+QR4C4U0bsb9nREv8SqVs+jUwdVopajfm6p+e/Q1MAkEKbu1Kz/U Q6v3DdiP/2lqvUNPQVdDW/1/Igu/ifN40nM2Uk5lqbGFTs2MAP+YvOznfafPZSQL0NtP l4lQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768316421; x=1768921221; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ZjsHMcKbqzB/IwBMVpW5S12AFJ5wBlx7jkpmBTCuFnc=; b=P8qyXrfVcb6hQum7MfPwLycmNsD3Rp1kwdbD7HJ+/H5Q1/5k8rzduYVjcS+CfydH35 49l1Uv2by2vWCG8wAzog+es9DQ1hotsHH9CvE9IKFVT3MNM90pChdHOKvyNlpMBJ12kb 3tAS4DT4cX2Iu1IARLsYz+F/MTBpUIlAZhcp8DlxdQzuWt19D+HAAwTZ0COjhqBfeRl/ ZeakXhs3kty4B2oW17SSACd005jy1oQlP5zuGycC8iffl0nm3CUO/GIwHY0A3zQbJ3Cg k3GbzDKIHB/G34ZVwnLC5+R7tJZdYpHS4lGOPL0nTLQ3CbzmLMTjg8NKhVze7URseDll YGyA== X-Forwarded-Encrypted: i=1; AJvYcCXX8CwVcZ4GB4rXQI1SoBGyQPXz3NI3ght1K4smmbni31lKRwEgIX2CrV4cQNXPr0aD5Dqr6wrWbkIlRZA=@vger.kernel.org X-Gm-Message-State: AOJu0YzxW4HBv9zFji+JAbDmEN8pOfwuSBs/bOT4z8aWabMDMYPF7i4M nukhrJRVz4aJmz2AyADj9niraHoMzoju4stRR+TU2leywiqWfumzVGbJOeDXsuV59/TlSw5Z6HL 0+ipUOfQLwHQKWPISh2o00MudaEyWq0AmT5p7hMXTJB/YY0AiTYKL7yOVJyhOZr4b9e03EkGuKM w= X-Gm-Gg: AY/fxX6C1CRM8ThWnhAEa+z9kGzXJvyaT02NmkpkqVbu9+WC6b20S3u+nXIgrOGeJnx SSF4tNTBX6jsdkJO1Ryb2L2wuIAwltG/ylXV6s4G/ayX+DH40xDk3Nufwm1kH+spGfqG8cgax5M +z7RMKVyfNrMSJLm9UncA1o8u4f81oCWxXVo4JNgimEh7AEMU+KAeM5E6wHlk8MdujYwYBTTCMZ phJB9w5Jcsf9CR5Jf/6JLOJimrUbPSAiLUc8hL3hO5q52K1/LD0kAIeT35Hbd0jusSAe/xymdNk LYsNv0u/jxkWjZfObNgGao8kcM4jBO2c04FQsViJOx49pYUXHO6w2y0hioi1DYpot3/2bQ4ABjY XACVgZrjB9nWzEf2CkA== X-Received: by 2002:a05:620a:26c4:b0:8c5:22b2:8b4a with SMTP id af79cd13be357-8c522b28be9mr259807985a.16.1768316417653; Tue, 13 Jan 2026 07:00:17 -0800 (PST) X-Google-Smtp-Source: AGHT+IHZDL5GFw7VfOAzwIyd+EUg5rdwU1Sz7q+tdCbL60k+bFjyMRGbIpQXLW4K7D9KY+mpGZCkOA== X-Received: by 2002:a05:620a:26c4:b0:8c5:22b2:8b4a with SMTP id af79cd13be357-8c522b28be9mr259795285a.16.1768316416531; Tue, 13 Jan 2026 07:00:16 -0800 (PST) Received: from hackbox.lan ([86.121.163.152]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b842a4d3831sm2317392366b.44.2026.01.13.07.00.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 07:00:15 -0800 (PST) From: Abel Vesa Date: Tue, 13 Jan 2026 17:00:05 +0200 Subject: [PATCH RFT v2 1/2] arm64: dts: qcom: glymur: Describe display related nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260113-dts-qcom-glymur-crd-add-edp-v2-1-8026af65ecbb@oss.qualcomm.com> References: <20260113-dts-qcom-glymur-crd-add-edp-v2-0-8026af65ecbb@oss.qualcomm.com> In-Reply-To: <20260113-dts-qcom-glymur-crd-add-edp-v2-0-8026af65ecbb@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=13066; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=y/ZfPyLXPCO7xnlFk6TlFFFbPvTLNZXdpb2GZWDeY1c=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpZl36l89KQqmuTA/L2tyToH0SJuwxQOHzeHuKh DxE8AzvDoOJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaWZd+gAKCRAbX0TJAJUV Vr7TD/9c4LCCDxRDDZXBCoyRwoua/bgiLb+DohWqvkHeqOMuraZLQDwR1VeSxNlExioi06vo/MV TAt2oVRowX+HbWp+uVHi5GR1Ii6dutln4i3JOIl7zYkYyvri4uowpfWd1WfZUO3E3Q6+HCzYAiq lw/qpUQXKJOi+nQ+SbU39JRVQnEAcbmkM1zPLAWc/XOWFM1IlOBH4VFqQMnyneg5+AA/F+Ue+uj Zl57d8+PzJry4dyk1a6KnChEXaoK6gboVDJWwdoHaTNioMiwOnjxYT2XNsaRfHSoGgoq0y4ZY0Q CI0Gf3OCJAUOIRol51eftgvFS9X1phuYPDZOReHGsPll/bnJrzVgtt6qvStYQLPECqAeqpTigY6 uHVBn7AGEU+PoMBTML1w9K2vPqjaX1k3VxQ2iif+ttD3vb9GKDWZNVqEGVBZL/kW89j16M61UFs qVBQwVh8+VgC20ycrt2uf47nguOP2whCdRJ3P9Jlc9ANuqQm9gIWl3uODZHaW82Xv2OR2ZTKxDF jngt9zInXFxGoGroJCYtEsiGfTLSaFjva7r0BFHBIU/ZcPigzQ8V9MiDu0k8MyX897weHMeLhOS Hl+tg/7tnLdosAGpsEcAuA/WpXAfCTTUw1n0FYrm7/WIhUwMhEVzUUgX4o9TwRwPkIrKs5IGmr5 M3/2yXnuJ9ZcxkQ== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-ORIG-GUID: IPvnWcV_cTv0Yo4f-NiJPOBEyQQ_ARbW X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTEzMDEyNiBTYWx0ZWRfX/TcS1cocnh4+ he2/kKKWa/vB0RJEp0YhGWqhNSA6WQ9WZfMMmLzBEk9Od+Khxh/AbAfG+n5ZXvELxg/Ez9/pVPp Y5VVVFOGpYYTAj7V4mlJbnyXBHaeT7JYVmLpAJyxmrYBk6MggAstMNt0kK8jbO8GUo6X76PeIgH vz+PrQJJYEZI0D94gbEQJfL0t3QYi221IlBS5mZtXCLA+h9cUn9vcyShzBfs+gV9denxV36msUT 7RyQpHERyWFlZjTFhFmMf5z7ZauK1sItjJ4TZa303PddTc92nRR16K1RmVzdZq2+R7bJ7VNZjOJ 1X+IS8joGJM4B+7TsumtDs6Cwg+ARWKfxp5tdVwwNkf0NQaUORLKgPJ0NoxAnqAcpyd40y01YID RS8BEt67NtvMsYQ8f9LlMI/j+5ps+2fJb651zhtrgBTJFL8XFE2ZEyze4IbzM1V/7KhvUKkzj30 rP1vitpXx7x8NxRQmQg== X-Authority-Analysis: v=2.4 cv=RMu+3oi+ c=1 sm=1 tr=0 ts=69665e06 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=RUlelSpolvTNyr7Sls5SJA==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=3WL2eb6VgTF0ylH-tGoA:9 a=zj-Mov-pLWzwzHKL:21 a=QEXdDO2ut3YA:10 a=IoWCM6iH3mJn3m4BftBB:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: IPvnWcV_cTv0Yo4f-NiJPOBEyQQ_ARbW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-13_03,2026-01-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 malwarescore=0 impostorscore=0 suspectscore=0 phishscore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 bulkscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601130126 From: Abel Vesa The MDSS (Mobile Display SubSystem) on Glymur comes with 4 DisplayPort controllers. Describe them along with display controller and the eDP PHY. Then, attach the combo PHYs link and vco_div clocks to the Display clock controller and link up the PHYs and DP endpoints in the graph. Signed-off-by: Abel Vesa Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/glymur.dtsi | 431 +++++++++++++++++++++++++++++++= +++- 1 file changed, 423 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index 53b8ab7580bd..0b7b2756508c 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -2377,6 +2377,7 @@ port@2 { reg =3D <2>; =20 usb_dp_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp0_out>; }; }; }; @@ -2447,6 +2448,7 @@ port@2 { reg =3D <2>; =20 usb1_ss1_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp1_out>; }; }; }; @@ -2466,6 +2468,27 @@ usb_2_hsphy: phy@fa0000 { status =3D "disabled"; }; =20 + mdss_dp3_phy: phy@faac00 { + compatible =3D "qcom,glymur-dp-phy"; + reg =3D <0 0x00faac00 0 0x1d0>, + <0 0x00faa400 0 0x128>, + <0 0x00faa800 0 0x128>, + <0 0x00faa000 0 0x358>; + + clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&tcsr TCSR_EDP_CLKREF_EN>; + clock-names =3D "aux", + "cfg_ahb", + "ref"; + + power-domains =3D <&rpmhpd RPMHPD_MX>; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; =20 cnoc_main: interconnect@1500000 { compatible =3D "qcom,glymur-cnoc-main"; @@ -3475,6 +3498,7 @@ port@2 { reg =3D <2>; =20 usb1_ss2_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp2_out>; }; }; }; @@ -3816,20 +3840,411 @@ usb_mp: usb@a400000 { status =3D "disabled"; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,glymur-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc DISP_CC_MDSS_CORE_GDSC>; + + iommus =3D <&apps_smmu 0x1de0 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,glymur-dpu"; + reg =3D <0 0x0ae01000 0 0x93000>, + <0 0x0aeb0000 0 0x2008>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + + port@4 { + reg =3D <4>; + + mdss_intf4_out: endpoint { + remote-endpoint =3D <&mdss_dp1_in>; + }; + }; + + port@5 { + reg =3D <5>; + + mdss_intf5_out: endpoint { + remote-endpoint =3D <&mdss_dp3_in>; + }; + }; + + port@6 { + reg =3D <6>; + + mdss_intf6_out: endpoint { + remote-endpoint =3D <&mdss_dp2_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-205000000 { + opp-hz =3D /bits/ 64 <205000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-337000000 { + opp-hz =3D /bits/ 64 <337000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + }; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf54000 0x0 0x104>, + <0x0 0xaf54200 0x0 0xc0>, + <0x0 0xaf55000 0x0 0x770>, + <0x0 0xaf56000 0x0 0x9c>, + <0x0 0xaf57000 0x0 0x9c>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb1_ss0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb1_ss0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dp1: displayport-controller@af5c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf5c000 0x0 0x104>, + <0x0 0xaf5c200 0x0 0xc0>, + <0x0 0xaf5d000 0x0 0x770>, + <0x0 0xaf5e000 0x0 0x9c>, + <0x0 0xaf5f000 0x0 0x9c>; + + interrupts-extended =3D <&mdss 13>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb1_ss1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb1_ss1_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp1_in: endpoint { + remote-endpoint =3D <&mdss_intf4_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp1_out: endpoint { + remote-endpoint =3D <&usb1_ss1_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp2: displayport-controller@af64000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af64000 0x0 0x104>, + <0x0 0x0af64200 0x0 0xc0>, + <0x0 0x0af65000 0x0 0x770>, + <0x0 0x0af66000 0x0 0x9c>, + <0x0 0x0af67000 0x0 0x9c>; + + interrupts-extended =3D <&mdss 14>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb1_ss2_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb1_ss2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb1_ss2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb1_ss2_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + mdss_dp2_in: endpoint { + remote-endpoint =3D <&mdss_intf6_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp2_out: endpoint { + remote-endpoint =3D <&usb1_ss2_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp3: displayport-controller@af6c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0 0x0af6c000 0 0x200>, + <0 0x0af6c200 0 0x200>, + <0 0x0af6d000 0 0xc00>, + <0 0x0af6e000 0 0x400>, + <0 0x0af6f000 0 0x400>; + + interrupts-extended =3D <&mdss 15>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dp3_phy 0>, + <&mdss_dp3_phy 1>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dp3_phy>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp3_in: endpoint { + remote-endpoint =3D <&mdss_intf5_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp3_out: endpoint { + }; + }; + }; + }; + }; =20 dispcc: clock-controller@af00000 { compatible =3D "qcom,glymur-dispcc"; reg =3D <0x0 0x0af00000 0x0 0x20000>; clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&sleep_clk>, - <0>, /* dp0 */ - <0>, - <0>, /* dp1 */ - <0>, - <0>, /* dp2 */ - <0>, - <0>, /* dp3 */ - <0>, + <&usb1_ss0_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp0 */ + <&usb1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb1_ss1_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp1 */ + <&usb1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb1_ss2_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp2 */ + <&usb1_ss2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&mdss_dp3_phy 0>, /* dp3 */ + <&mdss_dp3_phy 1>, <0>, /* dsi0 */ <0>, <0>, /* dsi1 */ --=20 2.48.1