From nobody Mon Feb 9 17:35:36 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E3A9235CB77 for ; Tue, 13 Jan 2026 10:59:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768301981; cv=none; b=s1IdoSMLjdbPGS7gbsoDCChIJvfU+joUgg+GpeZkT5U0oDNP2Opev+Pe+/g1gp6dzOhbjMQXxNFn07vA6acpCd13Bo3nf03WMrTlghQSA4hk9beEFKkPJV6kpnRKrtIc729vMI990foGrec8I94OjuDynMnRXiTtxLBQR5rK5XA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768301981; c=relaxed/simple; bh=2yubVwhwO7ns8FZQYj8MKduIIlis7alJ8q+O1SQ6y/c=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Nyx4IQ7XwkAWADVDT8M1jWnafWfGyk0rE08ro/7U22AVbDQSn5TRxPAjmkaHUX7cSotvJGcU0yAPVA6fwn+KrBAa6OWNVZoO++UbCdXihAHnfH7CttdFZ15mi0HhNbEPeV65nL9sm2n91rbGrkoTfBTZkihZBINBxlxOziJZe/Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=HDDBTUN1; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="HDDBTUN1" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-43277900fb4so2688251f8f.1 for ; Tue, 13 Jan 2026 02:59:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768301972; x=1768906772; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=i2O+ICvJOvqFIrMEVsuBmNNVxd9PD5RyBiEWFT9yHBo=; b=HDDBTUN1G75/pt4RgMFqcelGHCicXgUjak/a+ZId7OAY1Vk9cipm7U4MZXqSfrEIZp YMy+Tn0ywWBV+MOi9SBCk2rTqVGcRTT2LgDIstf1RLo343dkPyqGj4k/ZhhzR1gXt7nn BSNXQ4ssbEvKAZDxt6QEysCZYfTiBLxDiQHaCiUDUuOR8719X7kSxG+n7eIB4mereTqv r6LDqf3ATRfq6qtX3bToS5Skz3Ni4UTXH5wngUi17pfiJKoYKOiwltaRDINAUZaM+MjC +fpJbY6viVaEWXmEb2BfEFNnEOa71B4tq7Bj+xJjnC9huUSSUrlyNudoCKL0Wopw2pL7 UVZg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768301972; x=1768906772; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=i2O+ICvJOvqFIrMEVsuBmNNVxd9PD5RyBiEWFT9yHBo=; b=h6Vvq54k1NNNTuLV5Z/ID+gkgPPynJf+W1kKGUsZr9I+dVD7BjCANdTac0n3lZFLXe 6Y8rdUj3w1SF66UtIQFC/22zceHwo3dJw0zCvbHo6ma4d3LM827fi1JCzbycHAnrMxpd EhrV7VedOychIbyNTpqWOjs9GcaBs919baxQ3Ny6GKdqNwl2z6B9oh09E05yc90ayfCj kZRzC+DOdXq1RrGCEJzZM7Kh8MZsdfYuoUFqX1b6BNtXbrkS8vmox0L2VbFZDA701HV+ vNL+fS1M4G4P+c6qKBvL7FdIEDIC9CynOIs0LLOD3UwZ/5LWHKAiDSXqdbU+31eNr4Q/ CzEA== X-Forwarded-Encrypted: i=1; AJvYcCXxKE8wNGG2Tbf6k3pTYlb+cjqgNdVHQ6MXVzqeoibzhUdq2m7uqmQXzEJ7SJsH/tVo5FFYYYiMCxtKzfY=@vger.kernel.org X-Gm-Message-State: AOJu0YzJIcR7mZ4Wl/2q5V0VDo6q+E7o/aSTm2VGKELTDJZif7VzUS0l hn+7MTSoAeExeOoEhNdrRKYzAl/4DkiCdJz3u2fUAOXA3tgp/Cafh9vl97kH2+dQBoY= X-Gm-Gg: AY/fxX7qi14pITt6rYNrig1SpCit5vm2yEDBySTbZZtrNeY4ZmHRFh0Qar0bRDB3q3W 8ZG2FWijWZdIF5EUho5u2kJMTTsIwsjCM/x0Cj0SeUgJOGooWeb1yFdUO828vOk4PMUu0dlKX0P GvnhX0Bs7nO2ceqEca/xQ3n01ELxHzGN5R5wH+3x5AWhyk+o/GNPbJHR+0Xayl8zI7mvg46KENq sl0Ws1WYnFQuRRV3HCZBi0GWDuu/IokWmCVC0SMby8EiDwU+CRf9LCmd57OEjtlydkew/M/wfRm 40bKbRSDzoVFX8XBI7dmBBYM+fpAm02JXY49npklVvo9RO/pCyBAiyFU9pwZ3oBa9nu5/R8SieR Fl8p3NK2kqXAi/+VnU+RJrrd0/L2SUTNX4qfBxXDdZ6nSFgUg+RR1plpzaJVtw6wOrr4AV8sC4M Hcub6qMZdKgRX22vcMjPHIAHUM1kt2NVhS6bqiSpVrckc= X-Received: by 2002:a05:6000:1862:b0:432:5b18:2cc3 with SMTP id ffacd0b85a97d-43423e7458dmr3411889f8f.4.1768301972016; Tue, 13 Jan 2026 02:59:32 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([2a00:23c7:3122:c601:3454:384:9eef:8e29]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd5ee243sm43729881f8f.31.2026.01.13.02.59.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 02:59:31 -0800 (PST) From: Peter Griffin Date: Tue, 13 Jan 2026 10:58:59 +0000 Subject: [PATCH v3 2/5] dt-bindings: clock: google,gs101-clock: Add DPU clock management unit Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260113-dpu-clocks-v3-2-cb85424f2c72@linaro.org> References: <20260113-dpu-clocks-v3-0-cb85424f2c72@linaro.org> In-Reply-To: <20260113-dpu-clocks-v3-0-cb85424f2c72@linaro.org> To: =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , kernel-team@android.com, Will McVicker , Juan Yescas , Doug Anderson , Peter Griffin X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3729; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=2yubVwhwO7ns8FZQYj8MKduIIlis7alJ8q+O1SQ6y/c=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpZiWOE3nOy29Cjg+ucJWaFXVn+xlXgJc+sb9Yx oBWrDqH0GyJAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaWYljgAKCRDO6LjWAjRy ugTlD/9NkVH/qEv0c/R6L8J1N386xpJvXJ4ZWLMUvx103TNRGX8cpOZTDA81xch3tj2qyam6OGE pxcoUYH6SMoXuiCGb/SpiF2EbtZSV4wWHn4DaeX7KjIGwbBOanMVstVMDNBNJnQiHyODT347Wq+ LxHO0WRSf8WGhZiHPQIkdGXw5wRTqMLQviyLFmg1f8DpQO/vUuKsJHHVrkiARSvnREj/YztvV+u EjPFDCTQ9kojSCduthNhE42DcfdD+QOiSj8mUsh9z4YfenGtz+C53RTA1V8FxJdW/KfYLUMGyhU LWOfo8YOBgjGqPKHa7YXXFVXkWJ+w7oHhedfeLiRg+gZ20/FtJ9Hev++WrN60wmubxuSenKoy4P mFAC72neP2rpiqRwXAHPdv+y4xfqq/06Yfjgv2tPbzlBoXeOVjKxPJLYDqhMvLP7CmRgxZpd2p4 qFppyKsolpBsedaYne/JSqDLLs8ekCUIhnBaUECa/cpsJ+JosOYIukgfPkRoXGWJLkPFBUFxI5D 8KOO2vQTbwQDFWZOWACjTONcSwfyNoXQRvvbA0M78O2ITYCM/96rXA749a5hxiDRB+7TRQtQu30 wrQz2ZIALpR99tRvznwM7o9bv7Tm6otahymTRAwmB7GJidt7vYtcAsJo2YNXfkckCTzD6tGK8is nEnOE7heVyTB/2A== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA Add dt schema documentation and clock IDs for the Display Process Unit (DPU) clock management unit (CMU). This CMU feeds IPs such as image scaler, enhancer and compressor. Signed-off-by: Peter Griffin Reviewed-by: Andr=C3=A9 Draszik Reviewed-by: Rob Herring (Arm) --- Changes in v3 - alphanumeric in gs101.h header (Andre) Changes in v2 - alphanumeric placement (Krzysztof) --- .../bindings/clock/google,gs101-clock.yaml | 19 ++++++++++++ include/dt-bindings/clock/google,gs101.h | 36 ++++++++++++++++++= ++++ 2 files changed, 55 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/google,gs101-clock.yam= l b/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml index c41043c7d25200fe947a2ca5b2780e4dd50ad433..5122c5827718a3e3defbbecd926= ec40e16574529 100644 --- a/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml +++ b/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml @@ -29,6 +29,7 @@ properties: enum: - google,gs101-cmu-top - google,gs101-cmu-apm + - google,gs101-cmu-dpu - google,gs101-cmu-hsi0 - google,gs101-cmu-hsi2 - google,gs101-cmu-misc @@ -82,6 +83,24 @@ allOf: items: - const: oscclk =20 + - if: + properties: + compatible: + contains: + const: google,gs101-cmu-dpu + + then: + properties: + clocks: + items: + - description: External reference clock (24.576 MHz) + - description: DPU bus clock (from CMU_TOP) + + clock-names: + items: + - const: oscclk + - const: bus + - if: properties: compatible: diff --git a/include/dt-bindings/clock/google,gs101.h b/include/dt-bindings= /clock/google,gs101.h index 442f9e9037dc33198a1cee20af62fc70bbd96605..7a14dcb9f17b1e95d792b0c29fc= 6b8bfdc78213d 100644 --- a/include/dt-bindings/clock/google,gs101.h +++ b/include/dt-bindings/clock/google,gs101.h @@ -313,6 +313,42 @@ #define CLK_APM_PLL_DIV4_APM 70 #define CLK_APM_PLL_DIV16_APM 71 =20 +/* CMU_DPU */ +#define CLK_MOUT_DPU_BUS_USER 1 +#define CLK_DOUT_DPU_BUSP 2 +#define CLK_GOUT_DPU_PCLK 3 +#define CLK_GOUT_DPU_CLK_DPU_OSCCLK_CLK 4 +#define CLK_GOUT_DPU_AD_APB_DPU_DMA_PCLKM 5 +#define CLK_GOUT_DPU_DPUF_ACLK_DMA 6 +#define CLK_GOUT_DPU_DPUF_ACLK_DPP 7 +#define CLK_GOUT_DPU_D_TZPC_DPU_PCLK 8 +#define CLK_GOUT_DPU_GPC_DPU_PCLK 9 +#define CLK_GOUT_DPU_LHM_AXI_P_DPU_I_CLK 10 +#define CLK_GOUT_DPU_LHS_AXI_D0_DPU_I_CLK 11 +#define CLK_GOUT_DPU_LHS_AXI_D1_DPU_I_CLK 12 +#define CLK_GOUT_DPU_LHS_AXI_D2_DPU_I_CLK 13 +#define CLK_GOUT_DPU_PPMU_DPUD0_ACLK 14 +#define CLK_GOUT_DPU_PPMU_DPUD0_PCLK 15 +#define CLK_GOUT_DPU_PPMU_DPUD1_ACLK 16 +#define CLK_GOUT_DPU_PPMU_DPUD1_PCLK 17 +#define CLK_GOUT_DPU_PPMU_DPUD2_ACLK 18 +#define CLK_GOUT_DPU_PPMU_DPUD2_PCLK 19 +#define CLK_GOUT_DPU_CLK_DPU_BUSD_CLK 20 +#define CLK_GOUT_DPU_CLK_DPU_BUSP_CLK 21 +#define CLK_GOUT_DPU_SSMT_DPU0_ACLK 22 +#define CLK_GOUT_DPU_SSMT_DPU0_PCLK 23 +#define CLK_GOUT_DPU_SSMT_DPU1_ACLK 24 +#define CLK_GOUT_DPU_SSMT_DPU1_PCLK 25 +#define CLK_GOUT_DPU_SSMT_DPU2_ACLK 26 +#define CLK_GOUT_DPU_SSMT_DPU2_PCLK 27 +#define CLK_GOUT_DPU_SYSMMU_DPUD0_CLK_S1 28 +#define CLK_GOUT_DPU_SYSMMU_DPUD0_CLK_S2 29 +#define CLK_GOUT_DPU_SYSMMU_DPUD1_CLK_S1 30 +#define CLK_GOUT_DPU_SYSMMU_DPUD1_CLK_S2 31 +#define CLK_GOUT_DPU_SYSMMU_DPUD2_CLK_S1 32 +#define CLK_GOUT_DPU_SYSMMU_DPUD2_CLK_S2 33 +#define CLK_GOUT_DPU_SYSREG_DPU_PCLK 34 + /* CMU_HSI0 */ #define CLK_FOUT_USB_PLL 1 #define CLK_MOUT_PLL_USB 2 --=20 2.52.0.457.g6b5491de43-goog