From nobody Sat Feb 7 20:27:57 2026 Received: from mail-pl1-f195.google.com (mail-pl1-f195.google.com [209.85.214.195]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B56B1298CC4 for ; Tue, 13 Jan 2026 07:46:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.195 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768290381; cv=none; b=cSEIG+FectqAGHqsbwuUmk9R04zxFL1LYSbEwiLSyu5/cbbewOO5LWx97iVlCcedKktQgrvT3B5S8FOyliNFyxpd0s9QbVr34+5fGuxf77QfNwQGS/G025MWODOy7wxy4+XrER1kksTkBgSKAwOihwmpmfFeSQTMAAvqWh2hL64= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768290381; c=relaxed/simple; bh=wimpNbGQyk9u8e5Qt5gFXUuJ3GuTlbtVqW9EiDOWvHc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kpDhDxGhOh1CSKax5kenLLURZ/uAFXKgtI9uPoZdkZTz3aVxHX7pHP/E5lTAwvslwn/Q47JPnprzABSoyd3vMkVk64Hr+rZUOQH2wGPCpF3wuY5OA0C4o8Z5BwaIOYya/l196cG6waPZpdZXK/pvKl0UMnf+hk+pLh7F/BNlC2w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=ebz1+qmJ; arc=none smtp.client-ip=209.85.214.195 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="ebz1+qmJ" Received: by mail-pl1-f195.google.com with SMTP id d9443c01a7336-2a0a33d0585so45300815ad.1 for ; Mon, 12 Jan 2026 23:46:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768290379; x=1768895179; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fNeknCfa8wEEbV/WEcBxY/dqGiWsyOavd00Bwdi/7Iw=; b=ebz1+qmJJBIvCQAtnIlFOIxoNHUyOJzcoH4X14plXxR3AkR5toR5faYVU6vUH8auKM X6/531TOugtU+n7zGJYLCHkBPpVydFwoOwwlioC8GW4nATMwIIzPaHTjf9Cka38Rwk3o 5O96mWCn1BE0EDXSXIJc3bw0ab5tie9R9GgtvkjPxcakf2p5poglYDtrhRHUpm2THgEU +UPPBSByCAvtUQv6yFpNqWZfkbXyI9aeOEXrgji8U4YU/6ZnYBV3krGHJ53RVJMvhMNT 9iyWSAhwgkaPh/SXWsbzWIefF6SOz9erqlAb0UthK8SH20UR9y6VzR7imByPhZANAB/d QkUA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768290379; x=1768895179; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=fNeknCfa8wEEbV/WEcBxY/dqGiWsyOavd00Bwdi/7Iw=; b=WAyhX0deFrgAbv3ne5AtHmh5hbCqL0EaQUUaIFvJoOmw3rWb4gwRt8LuROZ4W/jlTh b2+bXWJypZnREmV8M73yh7XWAl6kzZj9j29/NgRmTiu2o319fYZE9DpmbCliq+CcyjNw LEeZGPZ5TwRCeDUjd52K+fDtDR1GyU6pIa8LF2L8kirY0CNo1DEH48s+ue30e1FoXdoz n4+MaGQbTBejRK2aG8WJU2KGcIx+GvY8FNdf3NqWZ8pwvVnMTN3v1O4PiGHeluFekX8Q UGhKglvJh0/y3FksXFmtJ12wGinsBlVzWKkScZQUAIK0jpAv98yPYvAyc+Z1J89IIrUB GVbA== X-Forwarded-Encrypted: i=1; AJvYcCVGcvm5ZfbbmsgdhqwHslRqWOCZ3QY/bFtcMTltA1raQEz5f5WlOQ1QLsQtbTfZoooXZtn3AmJUwITxVj8=@vger.kernel.org X-Gm-Message-State: AOJu0YyOfpCSUUfEjEHUQMAMnze7fwGmu/7eecAM4sJs1/TA3Pzuudk+ puXmsG4/6nW2iy9raaCTd/7SUqLtXA0mW6J0/1qTiZbwGsz7hXhSjp8HxOXrbdQ7AN0= X-Gm-Gg: AY/fxX7FEboNZ6wfnz+7dnJgLGrZ80K8ZofdiGHSwtOssyA8MqDEuI7HsxKgAsBeLLH aXbkTSyO4YUhEDY6qPgFp/ysrkZjVAAw8lLEzRr99/nAvRg1dH5glDCQAL3YBSObWxsRhzNnVL7 9Kp3erI5F2DOqod0x2pUzI3KIGOYv7xR9rkZfkcyKpSG6p1BWRFkhSQlH9AK/AirfktzNmYDhTU ouz/oHz9R3BvIcaSsdmWAxElr+IWeMf2BOHLrmKbVZ7BypNpbnP2P43e5gcD0l5FR7OpKMsbcL+ HwJzxxaWGno4blQPZpuaDisEYMHG3W6VbmoGU1DdUMyedPrDM6epTqNZaSslo42XimlYPrLi+Hg c8T4BfJQAr0IwcDMODPDB4xCuAiF8unhGtPEUuIWcH4EHk4BVSLy6BJb339Uw3uxXfTlFuDkzcY gaLiHMdChTQK/1buE7fihtaZJBBWKdVQ1Qb5nEFgkRUl0U6/ifxjERd8dGWYnYpMIu X-Google-Smtp-Source: AGHT+IGrssuTQycrsW+2hCknhmQdMnpg0esEoKPvLFi/81f/ttHiYeTe2gILmVWkDFy41Vy2Qxe06w== X-Received: by 2002:a17:902:f547:b0:295:8a21:155a with SMTP id d9443c01a7336-2a3ee48ff6cmr185468915ad.35.1768290378939; Mon, 12 Jan 2026 23:46:18 -0800 (PST) Received: from [127.0.1.1] ([45.8.220.151]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a3e3cd4bd8sm190956165ad.102.2026.01.12.23.46.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jan 2026 23:46:18 -0800 (PST) From: Guodong Xu Date: Tue, 13 Jan 2026 15:45:53 +0800 Subject: [PATCH 1/2] Documentation: riscv: uabi: Clarify ISA spec version for canonical order Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260113-adding-b-dtsi-v1-1-22d6e55d19df@riscstar.com> References: <20260113-adding-b-dtsi-v1-0-22d6e55d19df@riscstar.com> In-Reply-To: <20260113-adding-b-dtsi-v1-0-22d6e55d19df@riscstar.com> To: Jonathan Corbet , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Conor Dooley , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Chen Wang , Inochi Amaoto , Yixun Lan Cc: Palmer Dabbelt , Junhui Liu , linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.2 Specify that chapter 27 refers to version 20191213 of the RISC-V ISA Unprivileged Architecture. The chapter numbering differs across specification versions - for example, in version 20250508, the ISA Extension Naming Conventions is chapter 36, not chapter 27. Historical versions of the RISC-V specification can be found via Link [1]. Link: https://riscv.org/specifications/ratified/ [1] Fixes: f07b2b3f9d47 ("Documentation: riscv: add a section about ISA string = ordering in /proc/cpuinfo") Signed-off-by: Guodong Xu Acked-by: Paul Walmsley --- Documentation/arch/riscv/uabi.rst | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/Documentation/arch/riscv/uabi.rst b/Documentation/arch/riscv/u= abi.rst index 243e40062e34ed5057e3e79ad61311f94b7dd404..0c5299e007622a123d64cfd36ac= 1491b22d4255b 100644 --- a/Documentation/arch/riscv/uabi.rst +++ b/Documentation/arch/riscv/uabi.rst @@ -7,7 +7,9 @@ ISA string ordering in /proc/cpuinfo ------------------------------------ =20 The canonical order of ISA extension names in the ISA string is defined in -chapter 27 of the unprivileged specification. +Chapter 27 of the RISC-V Instruction Set Manual Volume I Unprivileged ISA +(Document Version 20191213). + The specification uses vague wording, such as should, when it comes to ord= ering, so for our purposes the following rules apply: =20 --=20 2.43.0 From nobody Sat Feb 7 20:27:57 2026 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5EF40266581 for ; Tue, 13 Jan 2026 07:46:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768290389; cv=none; b=hIp21IaP8bhFZMZeYZfzu/jDlfD2mK+Zq7Lr9G43VWjbzFp5xn/rNRkQ3OKfY5FNgZSSpVrHPOY42iTn9grPAU04ceQLajwtyn4vsJqGjeZaZ0j/QWjIF8bOE1xMkC8+EOSNwg9E3mrCgrBTEm/qWiDnXcnCisz11YIHiQ8k8Gw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768290389; c=relaxed/simple; bh=OHMTD6mvjVLmXb9olG7pakPz63ZWadzJM1D+Pzj415k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BTT0s4v5wJXLXsP+MUaQBKF6DKVaNhurL9gf0MWJG5G56Wd1L5n2ilfwwcWbfR2O9asAOzsxFv7/eAfYGh5+kVTy1Xmcyg7ZdSzPaor1K1x2ZnuNVJDpHHuCYQKPkGS1LXZEMHquZPabWyEbhADLuUTKyVnumonFCTxgFoxRDtA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=OgSnqoCk; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="OgSnqoCk" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-2a0f3f74587so53999265ad.2 for ; Mon, 12 Jan 2026 23:46:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768290386; x=1768895186; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=4CjXm7ZFbZN2te+mbZ4FufAt+vGFRDn4qFlHrXyIeIA=; b=OgSnqoCkKIRakpT1uNEJbeKAnXn2cxBVFxrTwkO6RwEWYP+8iyJOcBRUTNCvaj6rTf s/oXeJyr87Nx22eszIAhLhdMGiUsS7Lipdrp1TdDZAfpcR6/yH+zM5NIzNQd/0CuObPG ZlJjbOa7EmhbRB19ox2Ve62xxsr2I5/Jy4XZbXF1f4EZ5bgssSbMKbl5CtO0NmBV01NT EARfDZife+A0tZmslqPNPln2Jtj+HT+U3daxtjsjCWJ6Dvep06tqVg6tJTiWlrazKMNq zdt9mKnnDGxVHYckGeqpWVXWYum6wJKFL9vbDcbohFdS02qEWToW6Jj1Cx45rCzr47Wc IY2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768290386; x=1768895186; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=4CjXm7ZFbZN2te+mbZ4FufAt+vGFRDn4qFlHrXyIeIA=; b=MDaAq2BcKy+m0GZlLlZa/tbA7FOW+H2T1h36F2Gc91FjAmPinf5QKFSzdUOICZ6fKO ENs6H6aNSzKWAgNmmfV42HeJIiwDfGg1JEWdt2DxC1eDLK5XgateRyR56Dmg4YWpzkaV +8BUmE0utxl9x6DqVnE7YuSk0EtQTFlw+YXZ4685Sx+DKz0pGI4uyDPc5nsMO44sWBsH x1Kci1oGieZvmgrg4cHEBTSTlmjJgAvwgsoA3YseFb3eRVW/3K1JOvWFrfWc1nV2rxOW /axIKxh4HDUdxfO2qGN1yWZjMCM9d/gCh1QHOz8FWDIyUpaXZF9EcC5859KNDsSHriuN Khow== X-Forwarded-Encrypted: i=1; AJvYcCXyRax5wuY5WK0wTpoy8+fLu+sjpM4FDvBm4ZYFh5vkzOy1kZ5Q1RQfMLNZ/hvFqOeSPW93tkErl0YSFVY=@vger.kernel.org X-Gm-Message-State: AOJu0Yza6trJRFkA2qJiH/Dvkc7birRklLmL4Kk6WNxAZGK2sdS7MWHr Qs0xfMeFHQU786fwUiE84K/9L5WrzXfa8sptafMIETuYIuzgIDFaAOLG4ZgRkE2OfxA= X-Gm-Gg: AY/fxX5yb+Q+IqShCfdUrrpwm/cfa0OzVzUJ/Sj/KFT2GEp8pkYJvalYHyzrGt46Og0 6ChzZN/W75LU2OPOCtaztwTk+9KCrspwtWofbo2TA05V1IaVFuR3HvZGpFyq6CkzRrDmfyZ6hYm YAJB5UCEzwE7MqM57n3iMuXGvhpIr5vL4GBPNrH/RaHUzT6dSYgAoPMKjEHG9P6ktMYRXdXQgkU pOZew6Yv9ifrB61Z5SwwsUE9ivFYvvdGrSA80JcqV3U07cry0aekuFFz2DaNL1y81G5lLdOaoc2 cvfiUfYU3xvpfXJBkcZzDgh3Y5XGATC9DWtPGavxZLNLuOR8zey9hbcqixoiUO86sbYw1BUAapb b7G4ft86hASG5Dt8qCPhaB5M+7yOMzH2jtOaYPSjZ7s6tKCfX6KvlG9DTA/V+5VIv1h+284dQbm KT3pUf/k/f3vB8M/D5v9/V3TPaluuTGmWtnZJ0rNNwXHgJi7A66Adakg== X-Google-Smtp-Source: AGHT+IEtfxvE8QKKhCFEr0sgtwaNG0lOe7lCzN1GyYwvIvldk9sYRgUVjb3dpl8lLAX/fxKuhy9oLQ== X-Received: by 2002:a17:903:234c:b0:29d:6b8e:d565 with SMTP id d9443c01a7336-2a3ee4c0e80mr168277035ad.38.1768290385628; Mon, 12 Jan 2026 23:46:25 -0800 (PST) Received: from [127.0.1.1] ([45.8.220.151]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a3e3cd4bd8sm190956165ad.102.2026.01.12.23.46.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jan 2026 23:46:25 -0800 (PST) From: Guodong Xu Date: Tue, 13 Jan 2026 15:45:54 +0800 Subject: [PATCH 2/2] riscv: dts: Add "b" ISA extension to existing devicetrees Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260113-adding-b-dtsi-v1-2-22d6e55d19df@riscstar.com> References: <20260113-adding-b-dtsi-v1-0-22d6e55d19df@riscstar.com> In-Reply-To: <20260113-adding-b-dtsi-v1-0-22d6e55d19df@riscstar.com> To: Jonathan Corbet , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Conor Dooley , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Chen Wang , Inochi Amaoto , Yixun Lan Cc: Palmer Dabbelt , Junhui Liu , linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.2 "b" is ratified (Apr/2024) much later than its components zba/zbb/zbs (Jun/2021). With "b" added into riscv/extensions.yaml, a dependency checking rule is now enforced, which requires that when zba, zbb, and zbs are all specified, "b" must be added as well. Failing to do this will cause dtbs_check schema check warnings. According to uabi.rst, as a single-letter extension, "b" should be added after "c" in canonical order. Update existing devicetree files to conform to this rule. Line balancing is performed where needed to improve readability. Signed-off-by: Guodong Xu --- arch/riscv/boot/dts/anlogic/dr1v90.dtsi | 5 +- arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi | 256 ++++++++++++++----------= ---- arch/riscv/boot/dts/spacemit/k1.dtsi | 32 ++-- 3 files changed, 147 insertions(+), 146 deletions(-) diff --git a/arch/riscv/boot/dts/anlogic/dr1v90.dtsi b/arch/riscv/boot/dts/= anlogic/dr1v90.dtsi index a5d0765ade3231ece0afbe8835d95cd918a44ad9..9fe183f5f5c8d3a51ef38384ea1= 1147637aff8cd 100644 --- a/arch/riscv/boot/dts/anlogic/dr1v90.dtsi +++ b/arch/riscv/boot/dts/anlogic/dr1v90.dtsi @@ -27,8 +27,9 @@ cpu@0 { mmu-type =3D "riscv,sv39"; reg =3D <0>; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "zba", "zbb", "z= bc", - "zbkc", "zbs", "zicntr", "zicsr", "zifencei", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", + "zba", "zbb", "zbc", "zbkc", "zbs", + "zicntr", "zicsr", "zifencei", "zihintpause", "zihpm"; =20 cpu0_intc: interrupt-controller { diff --git a/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi b/arch/riscv/boot/= dts/sophgo/sg2044-cpus.dtsi index 523799a1a8b821dceb476e8bdc16e5c372e04d09..3135409c21492fc69766e6205ac= 3ab2b571a8718 100644 --- a/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi @@ -24,10 +24,10 @@ cpu0: cpu@0 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache0>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -60,10 +60,10 @@ cpu1: cpu@1 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache0>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -96,10 +96,10 @@ cpu2: cpu@2 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache0>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -132,10 +132,10 @@ cpu3: cpu@3 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache0>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -168,10 +168,10 @@ cpu4: cpu@4 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache1>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -204,10 +204,10 @@ cpu5: cpu@5 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache1>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -240,10 +240,10 @@ cpu6: cpu@6 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache1>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -276,10 +276,10 @@ cpu7: cpu@7 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache1>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -312,10 +312,10 @@ cpu8: cpu@8 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache2>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -348,10 +348,10 @@ cpu9: cpu@9 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache2>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -384,10 +384,10 @@ cpu10: cpu@10 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache2>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -420,10 +420,10 @@ cpu11: cpu@11 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache2>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -456,10 +456,10 @@ cpu12: cpu@12 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache3>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -492,10 +492,10 @@ cpu13: cpu@13 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache3>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -528,10 +528,10 @@ cpu14: cpu@14 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache3>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -564,10 +564,10 @@ cpu15: cpu@15 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache3>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -600,10 +600,10 @@ cpu16: cpu@16 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache4>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -636,10 +636,10 @@ cpu17: cpu@17 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache4>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -672,10 +672,10 @@ cpu18: cpu@18 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache4>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -708,10 +708,10 @@ cpu19: cpu@19 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache4>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -744,10 +744,10 @@ cpu20: cpu@20 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache5>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -780,10 +780,10 @@ cpu21: cpu@21 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache5>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -816,10 +816,10 @@ cpu22: cpu@22 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache5>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -852,10 +852,10 @@ cpu23: cpu@23 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache5>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -888,10 +888,10 @@ cpu24: cpu@24 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache6>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -924,10 +924,10 @@ cpu25: cpu@25 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache6>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -960,10 +960,10 @@ cpu26: cpu@26 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache6>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -996,10 +996,10 @@ cpu27: cpu@27 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache6>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1032,10 +1032,10 @@ cpu28: cpu@28 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache7>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1068,10 +1068,10 @@ cpu29: cpu@29 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache7>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1104,10 +1104,10 @@ cpu30: cpu@30 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache7>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1140,10 +1140,10 @@ cpu31: cpu@31 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache7>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1176,10 +1176,10 @@ cpu32: cpu@32 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache8>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1212,10 +1212,10 @@ cpu33: cpu@33 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache8>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1248,10 +1248,10 @@ cpu34: cpu@34 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache8>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1284,10 +1284,10 @@ cpu35: cpu@35 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache8>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1320,10 +1320,10 @@ cpu36: cpu@36 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache9>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1356,10 +1356,10 @@ cpu37: cpu@37 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache9>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1392,10 +1392,10 @@ cpu38: cpu@38 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache9>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1428,10 +1428,10 @@ cpu39: cpu@39 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache9>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1464,10 +1464,10 @@ cpu40: cpu@40 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache10>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1500,10 +1500,10 @@ cpu41: cpu@41 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache10>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1536,10 +1536,10 @@ cpu42: cpu@42 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache10>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1572,10 +1572,10 @@ cpu43: cpu@43 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache10>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1608,10 +1608,10 @@ cpu44: cpu@44 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache11>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1644,10 +1644,10 @@ cpu45: cpu@45 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache11>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1680,10 +1680,10 @@ cpu46: cpu@46 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache11>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1716,10 +1716,10 @@ cpu47: cpu@47 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache11>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1752,10 +1752,10 @@ cpu48: cpu@48 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache12>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1788,10 +1788,10 @@ cpu49: cpu@49 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache12>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1824,10 +1824,10 @@ cpu50: cpu@50 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache12>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1860,10 +1860,10 @@ cpu51: cpu@51 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache12>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1896,10 +1896,10 @@ cpu52: cpu@52 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache13>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1932,10 +1932,10 @@ cpu53: cpu@53 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache13>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -1968,10 +1968,10 @@ cpu54: cpu@54 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache13>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2004,10 +2004,10 @@ cpu55: cpu@55 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache13>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2040,10 +2040,10 @@ cpu56: cpu@56 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache14>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2076,10 +2076,10 @@ cpu57: cpu@57 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache14>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2112,10 +2112,10 @@ cpu58: cpu@58 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache14>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2148,10 +2148,10 @@ cpu59: cpu@59 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache14>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2184,10 +2184,10 @@ cpu60: cpu@60 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache15>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2220,10 +2220,10 @@ cpu61: cpu@61 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache15>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2256,10 +2256,10 @@ cpu62: cpu@62 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache15>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", @@ -2292,10 +2292,10 @@ cpu63: cpu@63 { device_type =3D "cpu"; mmu-type =3D "riscv,sv48"; next-level-cache =3D <&l2_cache15>; - riscv,isa =3D "rv64imafdcv"; + riscv,isa =3D "rv64imafdcbv"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "v", "sscofpmf", "sstc", + "b", "v", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", "zca", "zcb", "zcd", diff --git a/arch/riscv/boot/dts/spacemit/k1.dtsi b/arch/riscv/boot/dts/spa= cemit/k1.dtsi index 4c045da95d72d840fdaa9240136e35007317d987..2917b315728ff839fb43f777132= 24907bf2d5cf0 100644 --- a/arch/riscv/boot/dts/spacemit/k1.dtsi +++ b/arch/riscv/boot/dts/spacemit/k1.dtsi @@ -54,9 +54,9 @@ cpu_0: cpu@0 { compatible =3D "spacemit,x60", "riscv"; device_type =3D "cpu"; reg =3D <0>; - riscv,isa =3D "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zif= encei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_svi= nval_svnapot_svpbmt"; + riscv,isa =3D "rv64imafdcbv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zi= fencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_sv= inval_svnapot_svpbmt"; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "zicbom", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "zicbo= m", "zicbop", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvkt", @@ -84,9 +84,9 @@ cpu_1: cpu@1 { compatible =3D "spacemit,x60", "riscv"; device_type =3D "cpu"; reg =3D <1>; - riscv,isa =3D "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zif= encei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_svi= nval_svnapot_svpbmt"; + riscv,isa =3D "rv64imafdcbv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zi= fencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_sv= inval_svnapot_svpbmt"; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "zicbom", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "zicbo= m", "zicbop", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvkt", @@ -114,9 +114,9 @@ cpu_2: cpu@2 { compatible =3D "spacemit,x60", "riscv"; device_type =3D "cpu"; reg =3D <2>; - riscv,isa =3D "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zif= encei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_svi= nval_svnapot_svpbmt"; + riscv,isa =3D "rv64imafdcbv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zi= fencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_sv= inval_svnapot_svpbmt"; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "zicbom", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "zicbo= m", "zicbop", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvkt", @@ -144,9 +144,9 @@ cpu_3: cpu@3 { compatible =3D "spacemit,x60", "riscv"; device_type =3D "cpu"; reg =3D <3>; - riscv,isa =3D "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zif= encei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_svi= nval_svnapot_svpbmt"; + riscv,isa =3D "rv64imafdcbv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zi= fencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_sv= inval_svnapot_svpbmt"; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "zicbom", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "zicbo= m", "zicbop", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvkt", @@ -174,9 +174,9 @@ cpu_4: cpu@4 { compatible =3D "spacemit,x60", "riscv"; device_type =3D "cpu"; reg =3D <4>; - riscv,isa =3D "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zif= encei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_svi= nval_svnapot_svpbmt"; + riscv,isa =3D "rv64imafdcbv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zi= fencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_sv= inval_svnapot_svpbmt"; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "zicbom", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "zicbo= m", "zicbop", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvkt", @@ -204,9 +204,9 @@ cpu_5: cpu@5 { compatible =3D "spacemit,x60", "riscv"; device_type =3D "cpu"; reg =3D <5>; - riscv,isa =3D "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zif= encei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_svi= nval_svnapot_svpbmt"; + riscv,isa =3D "rv64imafdcbv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zi= fencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_sv= inval_svnapot_svpbmt"; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "zicbom", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "zicbo= m", "zicbop", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvkt", @@ -234,9 +234,9 @@ cpu_6: cpu@6 { compatible =3D "spacemit,x60", "riscv"; device_type =3D "cpu"; reg =3D <6>; - riscv,isa =3D "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zif= encei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_svi= nval_svnapot_svpbmt"; + riscv,isa =3D "rv64imafdcbv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zi= fencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_sv= inval_svnapot_svpbmt"; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "zicbom", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "zicbo= m", "zicbop", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvkt", @@ -264,9 +264,9 @@ cpu_7: cpu@7 { compatible =3D "spacemit,x60", "riscv"; device_type =3D "cpu"; reg =3D <7>; - riscv,isa =3D "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zif= encei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_svi= nval_svnapot_svpbmt"; + riscv,isa =3D "rv64imafdcbv_zicbom_zicbop_zicboz_zicntr_zicond_zicsr_zi= fencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_zkt_zvfh_zvkt_sscofpmf_sstc_sv= inval_svnapot_svpbmt"; riscv,isa-base =3D "rv64i"; - riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "zicbom", + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "zicbo= m", "zicbop", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvkt", --=20 2.43.0