From nobody Sun Feb 8 07:58:18 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 388F924A07C for ; Mon, 12 Jan 2026 14:17:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227429; cv=none; b=EcOjDHZ26/sNX2KGrUww00Pw7jTvxFXKyiFCHjlCx1mldJBc5VDkqVJ0086pHjhNQvVu+fmvQNCJPqdUeyTAJCsIMJc7+eLZlsWouct7+80Rj3sCgyt5E63Yq+tUIKZxX5i2TRBPxTJrJ5Ul7XL3C3+oTlqeTcBwLKHf4kCpsEg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227429; c=relaxed/simple; bh=oobBN1+auz610sw10HqvNqOak/BJA1CD/FOHBMfA6T4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gXVwrIECJG+mEzcBWgm0GJuH7ZU5DGHZfHZHoRMKZxfVq6p1/o2CuRyTLdfZBthKTzBFEg0+ZdlLCVbOhAdMYEHwFTFDtbvcpuDhJaGZC+gaBYjHnTQHpifpSuPVg1aYwXhZqizDYwfP5FSE2ItGGblnQ7c40xXdK1A0mA+UGn8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=M//UmJg0; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="M//UmJg0" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-47d3ba3a4deso37695225e9.2 for ; Mon, 12 Jan 2026 06:17:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768227420; x=1768832220; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=bo0nvDkmN3KsM8j/PrnTVe1jyTFQO6nL3NdErnbtENs=; b=M//UmJg0a/Sf1hjDStAeQ4hnszo4P3HM7tQtsgx/fLpD8qYkW2qP5dR9MJIJMnp1lV bO+KBbO8IMZucjtBVP+KLhXS1jwaTZ+w325J3fdqSF0v3Ids01wA+Z/LPayaktqtbDq4 cdYIprCSnncEAEdBvNy9+GAdfaZg2wjY7LHD95Sq7Um46yI/7yVHLke+YvX/tvBRNQxR vGQSWtarwrLr+xrZvg/MPsQhwtvR38l4Q6Ic6tagzPr5nN5keIhPjIJl4ljjzBHLqhIe 76hehbbMfyGua1XGP3tP2PlJyGF++AFi4et+Cjobnd8zP3LCrj0PNf86p5oH/YweV6BX h4cA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768227420; x=1768832220; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=bo0nvDkmN3KsM8j/PrnTVe1jyTFQO6nL3NdErnbtENs=; b=DXAFDA+FGpBxxwBL5FTVZh9frLO20rBE2Bi31ujAHPCYgGLDE7rwvKq2v/nBBxQCat V3Rybq+UX/FMHOJ2XivW8+MJEyTCjUOs2+PD6OTCWdyCsTYbu/YLjqC1q9DilgqPbG1Z EFKwKLwPaUZGwQOKw/Gq4WgunuwgBIwyO7GIFViuuqy/dnv3cgmVEPykmiVqCau+Zp9Q wqCMx3O4FPTaoyux6IDh0QT2EbgT6p5CfG74UzFJxOA6jXdCO1tVayeqMXQhd//mQH7B TfEsToRVVeGzZvhJhvQrMNCPs/sdX3m5VjUZoWdF0hJvquX1T4aPzds8Fq0SomCXjgbm 3UZA== X-Forwarded-Encrypted: i=1; AJvYcCWni636wgI6pr01MhHn11oSDQA5nIGKAea5Lej3Y1qWp9fHYtxWLPC3FsSitzke7/aXnIgwffzhajPIRqQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yx6ZIbsnen7snv6Xh/oT3cyQR3QL/qF1T6drbnYdw7ZX2ql8URy ypP/r4GWisUIS5jYhR8c9nrCDJg0xIvxC5XMFbhCsKEkHt6NFhA+qdMLzCdR8ZQJ6Ks= X-Gm-Gg: AY/fxX5JPTOkUK2eJ1SNZVap3eIYx3t+lgBi00gEqGd7FidGuqmJmJxZPUgnDe0+gnn ZdFgooGPncfkM/AbKMTZnbWlz505rkZJxGuUfu39ivy+wBKAQ4ZYB53IFQ9eZihdSYBTs/4joI+ n2eY0qsIW0KQi/NQTb93O2LvItJfN84QkSmeKwRbTPzo+Vk0Pg9a2sa9lJitx3t2HUu6kXe5KTF ZffdjnflUKPUh6CvJX/w3HqQay4iKATJexKNL/P3YfBPO1HHcqXzRUPZyOFm82fBJha1U+blrD5 Bc9rMKF9Quf7rwAONaDGwvXKzdU17z9XoYAq1wBnTaXtPMRWdk/ztkYswBPkQ6bMf/JkNuwPGFv hRowJgcob7dWoXA0oCJFdBPg9zHsttn79eafHSvT53Yi/DQe1FxQMnDGiTFHMMP6KNhLO1DDdRa YN6JtWHYvgwzWNwYPTTvjtUA9xznPLEQEwATH88xpM+obg X-Google-Smtp-Source: AGHT+IFzvepiXD7vAKBHM7AFBjb08xifNJGQg6KCRPXLe6wDMrhsqgCa+EwfBdw082tzp7w00nRu7A== X-Received: by 2002:a05:600c:8b43:b0:477:1bb6:17e5 with SMTP id 5b1f17b1804b1-47d84b3983dmr220300675e9.30.1768227420514; Mon, 12 Jan 2026 06:17:00 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([2a00:23c7:3122:c601:4c43:39e0:348c:a72e]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd5dfa07sm38705096f8f.25.2026.01.12.06.16.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jan 2026 06:16:59 -0800 (PST) From: Peter Griffin Date: Mon, 12 Jan 2026 14:16:48 +0000 Subject: [PATCH v2 1/5] dt-bindings: clock: google,gs101-clock: fix alphanumeric ordering Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260112-dpu-clocks-v2-1-bd00903fdeb9@linaro.org> References: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> In-Reply-To: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> To: =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , kernel-team@android.com, Will McVicker , Juan Yescas , Doug Anderson , Peter Griffin X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1414; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=oobBN1+auz610sw10HqvNqOak/BJA1CD/FOHBMfA6T4=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpZQJX81y3zbCKBEPGlyWFqAKsRBnSRkA5yKgTc WjPDffnQY2JAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaWUCVwAKCRDO6LjWAjRy uhVjEACFFzHOLnxP3+zZgClgyLri1r5h31GFhuFx/FtRXQhHQHyXHi66yWBuQq6sUunBy44ub/N 1rGhvNtm3B5LXaxxeJe0yiau9EItco/lUfghlmhuPXDrYbItTOdQ/RwtYRe5vWxwAcu6tKrZ7l5 uO2FUNIDHNAB1HkLhnUtLR/PiIRwNlnmkQWmMUEQKiINZ3nhoHwCSUCczGPUd9T4dF2RrAD9biW GNGf54TrtlgZEcfff56ew5inuxsNspi4/rvUy8SbDU4sE/UXujW/6l7ASC9DtuCJuN9q3ikR2Uz OjTDAIFMdEmjCinsgpMzk9VAkV1NfuezjzgevvutMCboG1DMFSStMt0OIwAkHhYhsSlHHiIFRGG EuqCUYn9/ht5VkPM8ONknIPU6XsofVLrcMZJ4D0wc2KSjMT932z9lAR9gYNCGa4rACE/Nadz7fi /6+rMNW27KGFwEQF+RFZ2dthDNOEB8BTDS3Gc0XQbYEZhEcAEKFgDyxeTzmguQbPihMoYcmzyNZ FQlZxsYoJ78Q78fIqr/Lil92+RIe2EotEIA9AT4yq1fygHcGL/Wvxr3UsFQvmSc40Y3wVGl5ErQ 5ix7ZKuoe5s2WNjatvZgYQekKZVmpRY7Z1LSHZYicxkBmWFa8FIvJVbdkmCt07kK9Ea2N1rvjv8 0lQ7kk6wgJBwE6w== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA Fix the places that don't have correct alphanumeric ordering. This will make reasoning about where to add future entries more straightforward. Signed-off-by: Peter Griffin Reviewed-by: Andr=C3=A9 Draszik --- Documentation/devicetree/bindings/clock/google,gs101-clock.yaml | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/google,gs101-clock.yam= l b/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml index 09e679c1a9def03d53b8b493929911ea902a1763..a8176687bb773ae90800b9c256b= cccebfdef2e49 100644 --- a/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml +++ b/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml @@ -27,13 +27,13 @@ description: | properties: compatible: enum: - - google,gs101-cmu-top - google,gs101-cmu-apm - - google,gs101-cmu-misc - google,gs101-cmu-hsi0 - google,gs101-cmu-hsi2 + - google,gs101-cmu-misc - google,gs101-cmu-peric0 - google,gs101-cmu-peric1 + - google,gs101-cmu-top =20 clocks: minItems: 1 @@ -70,8 +70,8 @@ allOf: compatible: contains: enum: - - google,gs101-cmu-top - google,gs101-cmu-apm + - google,gs101-cmu-top then: properties: clocks: --=20 2.52.0.457.g6b5491de43-goog From nobody Sun Feb 8 07:58:18 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF8CB24BBFD for ; Mon, 12 Jan 2026 14:17:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227426; cv=none; b=aa7DWi5mVE/pMnsYf0fWKVh5+DSk8sgSFAJg1rTl23khymVJ+84erXC6AI38kmpWvawyJ4PNRKkMTxgMW3DhfP28Pc+V/u0ARgB0qFf6pc8d7tI4BnF/mnAYn9V2gB+kHCxRvz2FIDSIGi4VGGUAdD2lE2ATEqWxy2VBL8ueWSM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227426; c=relaxed/simple; bh=7vYnFiBkpwExnJ92QT9aN8nzk29pJDjHrcs5omHTLbU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=huNLNUmHC4NhNyhVEM80cxMsBY7w3g1k7Trjas626UHG7pnaKqnuNQKCT5yLtjMc5CKAfKO82poKMN7o6x+OhQZGEltdH9qQtdsHAsnG08TIgF1nsQAr0kqsrtCgqWSAQe/1PNpd01wVjh5hqOZ3qydaF0DBPaZqadNhDSgJVbA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=MQwLVCVD; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="MQwLVCVD" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-432d2c7dd52so3119652f8f.2 for ; Mon, 12 Jan 2026 06:17:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768227422; x=1768832222; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fm9LC7Q6pHM3iIznNKKU/85q/p2bv2RihVpSb7jGoVU=; b=MQwLVCVDR2z983/Xa+UI1kVHQD6nlU74x3k4gDKpmehSr0e6lu8wKgvpOC5m0li4j+ AP+rWEEW5Q+76DkK9GsCnKN8wTk/YU2VgLzWtRMxmjhrkokhDpxupx/7PCraWixKsRm2 16lIaYG2wcop8ZBjXbh5QZAkkY/fNaVrNZ0uwf4zV2LBMWX0T0/n0u7KmHKFDL5UhCFi FbSeYxD1L4DvdwAuNmHr/gP1FAekcma+7e+e/UEU/b5pKebYPtm+4VJhxbLtxI7viERc 757P2JztCsjVa/2IXCEMe6z7WW/KrwnvCDEuyYq1CWFPh7EyqGMsxof25tpx9NiI/lhE PN5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768227422; x=1768832222; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=fm9LC7Q6pHM3iIznNKKU/85q/p2bv2RihVpSb7jGoVU=; b=CGDmGaa4e//oCD57ixNIlVWsHKTix/UGTK3wfw4/gjLAV2JGKzM/d7SsNPRWfggIxL 3xYr7NLcduS58R++fFTjmbq6PMG7sGunUw2pqgMUJAd7xibPMibTE2S1KRfhfERSHEMD HV8qeCKZ1fPutkgp7LBY83vhPnFOrxP4FSpFDFB2HbJDOIlo8pTUs/oWMhuzeOYtOgH4 DtOi75HS+qsu1+XfcHZyaZvv2SYMeCmadzGEEHDuDnpz/AR+86KRw/rjeqIt3oHnCasM H+lwHzvFsfcKr4cRzDc4xQzqhlv8Rvj14n+aKMqgb1sVDqiS3wfWJFefslvxvpuM7fyh ztjg== X-Forwarded-Encrypted: i=1; AJvYcCUYbrKsVXC+65ogmG0Ki85YX+ESB5A36sE1BluRElpEaeYg0XVcJNVaPBwy1a0hKTlMm4bitKaE1ov1e9o=@vger.kernel.org X-Gm-Message-State: AOJu0YwB9pnjp6Z8Vz4vhtW6/n1S29qXGVW9Uze7aVEt3HiKF2M9tfBN IcZX89oOdUM1gw879msP8meNXh+mjBVdMSiW221Go1YfTUSvFtxhzG9NhTBjmoMmoYI= X-Gm-Gg: AY/fxX7pfVMp0EEImTtiOeUPeB+YTI08SV6l60M+bEKxXIO+9l86HwoIFRanqCYL1Xu cF9vzndliU/Ne4+E0wTVYRjJ9jcfbf/CBho7zMEr/9i/TrkdFQhksb8izQJUkKLdNG9SXPNvlDk TTZoKuajMDb5cYkt4t5lXe089C+Fcdg8yhmNll9GWQ7FH7aqCf9VdmxsKrf4zcG0XSsoQv925JP 5yN18zyh2So4Bs8ZYI8gAasTjUWxk3OkEFNdxZMXXWKxL8+DCVKUW9rhSEHtM1WpuMvAcRpTGdt TB6DkHiriplgoNqvYFT4rfRC3NcZtQrBuinu6ZZGbfAT5/o5k15ZAXqkWouD3SVyLsFiSd3e3MV stpjvMvhgK8n30A2nC2ZElQiNaRWtKhc2i3MU5AXpQHz2dMBzkFcm/UXZ/5OyQFErd91ueDKZYU ToXPHwAlDVU/dvCedAIf0CfQO1F56ZJSvzBKJ69GkVcKM0 X-Google-Smtp-Source: AGHT+IHNlPFBKNz+2ZRZZ9t05QHLsdHn/WFsZVu8yHrex7JrSPt24YIUeOWyhidmhFu/ilHAQpsbhQ== X-Received: by 2002:a05:6000:420f:b0:430:fc0f:8f9f with SMTP id ffacd0b85a97d-432c37982f5mr20564928f8f.37.1768227422147; Mon, 12 Jan 2026 06:17:02 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([2a00:23c7:3122:c601:4c43:39e0:348c:a72e]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd5dfa07sm38705096f8f.25.2026.01.12.06.17.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jan 2026 06:17:00 -0800 (PST) From: Peter Griffin Date: Mon, 12 Jan 2026 14:16:49 +0000 Subject: [PATCH v2 2/5] dt-bindings: clock: google,gs101-clock: Add DPU clock management unit Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260112-dpu-clocks-v2-2-bd00903fdeb9@linaro.org> References: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> In-Reply-To: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> To: =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , kernel-team@android.com, Will McVicker , Juan Yescas , Doug Anderson , Peter Griffin X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3650; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=7vYnFiBkpwExnJ92QT9aN8nzk29pJDjHrcs5omHTLbU=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpZQJYMRh2zG+s19zqzkFlElB/8ggLdROb0DWf3 IZY50tM8MWJAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaWUCWAAKCRDO6LjWAjRy upf/D/9HyZdUMWgp/w6iAfYCSSZNOiTE9Iz9XR2ivysdHXnMX5se8DERFKYE4ahcwyOy1sHcoHv suvx7LBNBJLMthfV212t0qqnpn8caU8aB5APStGflaU/Fl2oe46L7EeLx72ZzHgLqbIyE2vkSdA v8zZScvfTtAw5Z6HnxATM5CmqeJ4H9ar7nz1isKJe2iIOh6KQEtUhuUyozDgtN9s3gHUHSip99s kqHj2lE59O9G+kUSGAH2xUEusGhsxQaHrTCUUx0pOF0WilGHYNWWR/xkXo9b+9CMP2wc/8Uhgsw m05GuDzN5GTRXX6wmNZ0c9iw0FXlr47h5HJxks3QBVENp9ogB/FNR9EO9DT1jnbi5HW6WCFaHCp AURti+0o8r7UNSgUfbkrH7yLpBG28HkwlWdtcxaGUpe3HbXMcWjnqU+l7mi15+JrrNRiFbIGVvl lFUFdSj5MmXKcVgYs27YguKBtK9KI2fqjBgH2ihHfSTs4FSxClMPVl6JGyVbfZiulqKbUZIwjJO 0EtGiqvV1Cg0a3cJ3UG4jqeVQjCfhADTON9RSqx2XRmw/jCqqZwLIiKFDBNXr7OliUuZ5Nk6jCx W3Hj5qOsNg78WOGwsoKH97fItIXpFNWtINrya6M1tcU2HwMZRZ7s9mNL3E04Tdzu0+pRPlNerfi nczmTY7IJyb73mg== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA Add dt schema documentation and clock IDs for the Display Process Unit (DPU) clock management unit (CMU). This CMU feeds IPs such as image scaler, enhancer and compressor. Signed-off-by: Peter Griffin --- Changes in v2 - alphanumeric placement (Krzysztof) --- .../bindings/clock/google,gs101-clock.yaml | 19 ++++++++++++ include/dt-bindings/clock/google,gs101.h | 36 ++++++++++++++++++= ++++ 2 files changed, 55 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/google,gs101-clock.yam= l b/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml index a8176687bb773ae90800b9c256bcccebfdef2e49..00620ab1872db0489dce1823ab5= 00c0062b651f0 100644 --- a/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml +++ b/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml @@ -28,6 +28,7 @@ properties: compatible: enum: - google,gs101-cmu-apm + - google,gs101-cmu-dpu - google,gs101-cmu-hsi0 - google,gs101-cmu-hsi2 - google,gs101-cmu-misc @@ -82,6 +83,24 @@ allOf: items: - const: oscclk =20 + - if: + properties: + compatible: + contains: + const: google,gs101-cmu-dpu + + then: + properties: + clocks: + items: + - description: External reference clock (24.576 MHz) + - description: DPU bus clock (from CMU_TOP) + + clock-names: + items: + - const: oscclk + - const: bus + - if: properties: compatible: diff --git a/include/dt-bindings/clock/google,gs101.h b/include/dt-bindings= /clock/google,gs101.h index 442f9e9037dc33198a1cee20af62fc70bbd96605..4ee46503663c1f8d9463536c347= de5d991474145 100644 --- a/include/dt-bindings/clock/google,gs101.h +++ b/include/dt-bindings/clock/google,gs101.h @@ -634,4 +634,40 @@ #define CLK_GOUT_PERIC1_CLK_PERIC1_USI9_USI_CLK 45 #define CLK_GOUT_PERIC1_SYSREG_PERIC1_PCLK 46 =20 +/* CMU_DPU */ +#define CLK_MOUT_DPU_BUS_USER 1 +#define CLK_DOUT_DPU_BUSP 2 +#define CLK_GOUT_DPU_PCLK 3 +#define CLK_GOUT_DPU_CLK_DPU_OSCCLK_CLK 4 +#define CLK_GOUT_DPU_AD_APB_DPU_DMA_PCLKM 5 +#define CLK_GOUT_DPU_DPUF_ACLK_DMA 6 +#define CLK_GOUT_DPU_DPUF_ACLK_DPP 7 +#define CLK_GOUT_DPU_D_TZPC_DPU_PCLK 8 +#define CLK_GOUT_DPU_GPC_DPU_PCLK 9 +#define CLK_GOUT_DPU_LHM_AXI_P_DPU_I_CLK 10 +#define CLK_GOUT_DPU_LHS_AXI_D0_DPU_I_CLK 11 +#define CLK_GOUT_DPU_LHS_AXI_D1_DPU_I_CLK 12 +#define CLK_GOUT_DPU_LHS_AXI_D2_DPU_I_CLK 13 +#define CLK_GOUT_DPU_PPMU_DPUD0_ACLK 14 +#define CLK_GOUT_DPU_PPMU_DPUD0_PCLK 15 +#define CLK_GOUT_DPU_PPMU_DPUD1_ACLK 16 +#define CLK_GOUT_DPU_PPMU_DPUD1_PCLK 17 +#define CLK_GOUT_DPU_PPMU_DPUD2_ACLK 18 +#define CLK_GOUT_DPU_PPMU_DPUD2_PCLK 19 +#define CLK_GOUT_DPU_CLK_DPU_BUSD_CLK 20 +#define CLK_GOUT_DPU_CLK_DPU_BUSP_CLK 21 +#define CLK_GOUT_DPU_SSMT_DPU0_ACLK 22 +#define CLK_GOUT_DPU_SSMT_DPU0_PCLK 23 +#define CLK_GOUT_DPU_SSMT_DPU1_ACLK 24 +#define CLK_GOUT_DPU_SSMT_DPU1_PCLK 25 +#define CLK_GOUT_DPU_SSMT_DPU2_ACLK 26 +#define CLK_GOUT_DPU_SSMT_DPU2_PCLK 27 +#define CLK_GOUT_DPU_SYSMMU_DPUD0_CLK_S1 28 +#define CLK_GOUT_DPU_SYSMMU_DPUD0_CLK_S2 29 +#define CLK_GOUT_DPU_SYSMMU_DPUD1_CLK_S1 30 +#define CLK_GOUT_DPU_SYSMMU_DPUD1_CLK_S2 31 +#define CLK_GOUT_DPU_SYSMMU_DPUD2_CLK_S1 32 +#define CLK_GOUT_DPU_SYSMMU_DPUD2_CLK_S2 33 +#define CLK_GOUT_DPU_SYSREG_DPU_PCLK 34 + #endif /* _DT_BINDINGS_CLOCK_GOOGLE_GS101_H */ --=20 2.52.0.457.g6b5491de43-goog From nobody Sun Feb 8 07:58:18 2026 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B09CC24A049 for ; Mon, 12 Jan 2026 14:17:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227433; cv=none; b=kWHosFLV5BxNSxffMr7DQE4U99lW4WOm51g9SZ7vRqAYJ/yXEOqlrbpd6yxxWpTanlfYn+HoSssmYEwCplKDD3u4VicGUKg/8BAN1UKkBbNag9Kf6OJBAAACoB9OPJXtGJk1LK89K0KJDqcKdPA7rHDtBno5rC+EV0Avq2RpPRA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227433; c=relaxed/simple; bh=7b3/8jSg0hsC1cvup2K50pItaQVXTR6L3Z1yqQMb+TM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=e+gY8UNUKxSY8a3mWl/ynMB9d21SserHg+Mn6atrjBMY4hAb90uDzdnZgU2bsO66glieII0MImh53qxh5UkFQ5JiMTfaSUkn0VqaVi1/SG8caR3gP8aaar79s6egasYet7XFg1wCrcqTMUxGQHYVQUTdc30f19pA9wbPdCI6Lls= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=oCAdgrLa; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="oCAdgrLa" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-42fbc305914so4583051f8f.0 for ; Mon, 12 Jan 2026 06:17:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768227424; x=1768832224; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=0Wlf+Ha8H0Dh4LV6gM62c/dK5IzNxEQc6+77JBG+adg=; b=oCAdgrLawZ7h2K2tLHYggVBZuYEXN3A2hDOTmeM3BDofvjn2bFJTL281xilwUAVH7Y CKBTOvWr568OItfZQkCvELO5QNNN3vgO8EZRHd5/KiUjT+LmLhb3T8uckzTeLW9vaB4Q y42zRbiZ7e8aNCWn7hmw0nsKoVOTxyxhHjrNDJf1RSLfwfkAA6qgKnjPGTDwYKh7iPID B47Q1of1p38d6j8pO23CnxRKzsfCkmZE893GumGWshrHfOYN4Eih4eXwmwZW1hJJI/oV BrVoWzePSqIw3sYebam6fUzwkDyqCzn8dsptZJDfVLViPFeFy5PGHOQzTZm5sCs25jT8 T6Yw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768227424; x=1768832224; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=0Wlf+Ha8H0Dh4LV6gM62c/dK5IzNxEQc6+77JBG+adg=; b=gPHndTDtSxRJcALJCYKQoqJdT5/lvLpb8S42jeFiI3E092yI7ioeCaJOjGU2kuUQTV V2+qpBmakGyMZeRU2Iaq3uw7Ey+Kwv/vx31YsNZgwAqP/3PyNsevSFGokR0mk3Xn3z1P chbrEeIkiBZ3cTn01UGEpLM1cYYSZ6cDmDKv/d+Ujy8ECTFM2OZ0YwH36In1NrTKNdy5 J/cmfbPMyBOWkfh+w38zncuxUy+lE2tAFVo1n4FraA92SVy6uCcvtoZBO1yVX5661J+9 hzSsSoD8ImJZHMEsALsOuS/EasvnEbNf50WuwvvHcpGiQvPG3kqZvJRaX8dEMIP3WH/t CoYw== X-Forwarded-Encrypted: i=1; AJvYcCX82yn1MOAyHysST36fCEP84VftSdKxnPhSffN95w0Eu4/dRgjabZDUK4/70l9S/LH+VIbGdfYidn0DGF4=@vger.kernel.org X-Gm-Message-State: AOJu0Yz5hrn1Sa5Sp9O4EY2wFCvQJtQOJq2dUTg1kPqydk9heIQIRM/z URxYJQ5U6e0iVGD6F1k2DsF4kvmzXgOR/psNCpA20L4VRqOom8IVLIhnuMpF8ZIi37A= X-Gm-Gg: AY/fxX4ljSUmsIx870MeKd94JacmZJWzsjOdPe5FFIcOuEjbut4w/YbQ6cV1sJwMefe QVKhWvEG6KzEEe8B6FUTWGHt8RqNmTxzpSfscmhtENa2aofKzKO+a58iOgCYvMTE/GA++ZQfasM e/1MSBxEIptwiL966RmMNam3avnocX118Bt6UQG8C3A3qnqlt73ST0gii2Ierj9qAZKPyQw5PNe /b/wTwLryzEKtnFZFHBV2TB89wLbii+Wz4ap/agMnt8tig4jWLPerstX6PLRa51oUZWvr/1WwwJ jNkUVBKujEFFf2P7DUjd03pazNflLmpE0ob2He8UgNdBCK57xYlpYKI/ZUfzk5X0MAptvXmEJr8 Iz9xC+SETVOEpwQPwvV60IKrLi8e8a+8vedl4uL5Hzo3tF76ImTNFaAw9ktGrHCQG3tjPqC9Puv KqcR4LAQhmXL31T7Sj0kPzmK6aj4Z0IhtVTf9bSjEy5r4q7wvVuwM2J48= X-Google-Smtp-Source: AGHT+IFVR/vjNEYv/FQXYCJiVRI4X2CDCCWrmtGHGFSC/ecZuL4EN6E/j1yU9pK/fy3xfqoqCbgqag== X-Received: by 2002:a5d:64c8:0:b0:431:32f:3140 with SMTP id ffacd0b85a97d-432c376107dmr21526633f8f.12.1768227423668; Mon, 12 Jan 2026 06:17:03 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([2a00:23c7:3122:c601:4c43:39e0:348c:a72e]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd5dfa07sm38705096f8f.25.2026.01.12.06.17.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jan 2026 06:17:02 -0800 (PST) From: Peter Griffin Date: Mon, 12 Jan 2026 14:16:50 +0000 Subject: [PATCH v2 3/5] dt-bindings: samsung: exynos-sysreg: add gs101 dpu compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260112-dpu-clocks-v2-3-bd00903fdeb9@linaro.org> References: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> In-Reply-To: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> To: =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , kernel-team@android.com, Will McVicker , Juan Yescas , Doug Anderson , Peter Griffin X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1261; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=7b3/8jSg0hsC1cvup2K50pItaQVXTR6L3Z1yqQMb+TM=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpZQJYZl0VlRqcl5YypTCIBUnftAv7BAYLAp+2v WvmYN1nP96JAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaWUCWAAKCRDO6LjWAjRy uoVKD/9pWR+8ACeFXCJ77W/dlDcR3KY7CwDcsHk0tEOat5gl2BHNChqYlwaNGUIKJhp0vH6IJU7 H0vPWfPXA7Pr1vLC2NEjfgr87dc+Mdk9lCD9inf0YI25x3F3JEvO52I5cUrnKFuGxeEebzdZGKE IPv0+1EgyCG1Z7RQKvGmuEuezyN5u4EKRA3HYgyqFfqWB3RWmJJFGqCIY1Do8Mlsj7Tz8TRmJHA Ib9/CBb3zMfJwAGZWPvigrdmIwMcvfNgvaxog+sALJ12cRzPBLhQGkue1ujkOus6jE97sB4pCld 8IjAPVCl+zmLq5wh+7AwiiWG16QBqhCiNO/KN95F2FPzCmMXI8X9qVjNfiSxKsWLLfh7BG/nbd6 brrgVG5p+21KcYmIkfZx9WEHMRzKnRLdLrVBHQ8TTUgM1O8XWhXMBwzbjSKdHxysi8YWq1IGavD PvWnD920tNRVr4jx0y4pObKTz470tv/OFM/kzQvZjCxIHqB+oydxJiY/8O0+KM+eye8ZGhdX1+F f9WT2tP8wDRfsyIupxkfka+MFy3TUk1FAO8kuxv6uofZsswo88mCXarIE+4TORhRZ9k7QBngiJ+ vIU8Mcu2BBsBE9iREBDssfMnQQZP619lhREWf3d1e5Udnn76sm2mduGGEhXlcNUP90f+Ayp9j7C jYVqs9eWQyaJaJQ== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA Add dedicated compatibles for gs101 dpu sysreg controllers to the documentation. Signed-off-by: Peter Griffin Reviewed-by: Andr=C3=A9 Draszik --- .../devicetree/bindings/soc/samsung/samsung,exynos-sysreg.yaml | = 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/samsung/samsung,exynos-s= ysreg.yaml b/Documentation/devicetree/bindings/soc/samsung/samsung,exynos-s= ysreg.yaml index 5e1e155510b3b1137d95b87a1bade36c814eec4f..9c63dbcd4d77f930b916087b800= 8c7f9888a56f5 100644 --- a/Documentation/devicetree/bindings/soc/samsung/samsung,exynos-sysreg.y= aml +++ b/Documentation/devicetree/bindings/soc/samsung/samsung,exynos-sysreg.y= aml @@ -15,6 +15,7 @@ properties: - items: - enum: - google,gs101-apm-sysreg + - google,gs101-dpu-sysreg - google,gs101-hsi0-sysreg - google,gs101-hsi2-sysreg - google,gs101-misc-sysreg @@ -92,6 +93,7 @@ allOf: compatible: contains: enum: + - google,gs101-dpu-sysreg - google,gs101-hsi0-sysreg - google,gs101-hsi2-sysreg - google,gs101-misc-sysreg --=20 2.52.0.457.g6b5491de43-goog From nobody Sun Feb 8 07:58:18 2026 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 24CAE2561AA for ; Mon, 12 Jan 2026 14:17:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227440; cv=none; b=k6YZNu1M3rXslYMKB5U9roNsf1DqCjfw6xFe3k1RxVXafQmYJbJoFALDOYts2BxVlRcCPniGqQAnC1DZMv8AtXLN6aJO0LToeHmXxljgRieOSCoWdlxXEibakgT4xEYP5srZLgvUYW1NhDkTRx/8lRVKAWvQkJ+IZq3FxX4Jbho= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227440; c=relaxed/simple; bh=4hCNU/zTiEuhIaW9FSW3u1zfJKYx1V3LP5oT3O9RbZw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=e6faMwt12TDW7lR+9PNYAckSKGcT243q3vnVxwCuOP+/Clt6oRmpqj+7Y2rMKpYhBPoilo3sCsrwYKGQ68DrIVx/F3IzH3vO6qT3L3E+ktPapWKVeid33Za5alTCELf7gAIq49AFjvGBuDi3eImcbRmvvZeHyUVA38jES5vnMV0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=orHVF0FH; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="orHVF0FH" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-43246af170aso2995512f8f.0 for ; Mon, 12 Jan 2026 06:17:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768227425; x=1768832225; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=I1JMhljmYUHJUvqhM8H4VpSSzkImn+TjxNJvG6FZB7M=; b=orHVF0FHWYcEDBYB0wYdBI7c5GxcuG6I17LGEnFL3IaATv2gSberwQ7NI3UtVqAWTO RfIcWcte+9tOJLYWYCItFtzi6q9WOnGyfPvoYblNNQCuXWd6xxn/lcdVZ/r2kXPWLwtV TfvAi0pMhosYOHHTPslsJo7nsNGnpH6+B93PPctIYXnD43hhrlzqDq6+KM/GCb/ZywTH IUjrvdop7SxeEHcGGy3Q2dD6AlJP5zWT41l5EqBoydOYWf2/uwpBHsgcOZUCimRoxzhA n84ZTe32KYdtNS9g9Gv2mjiiWQe6jT1u69p0BM/ucr68cG5K2HyjVY1zOkfipbKkqrMU xUyg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768227425; x=1768832225; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=I1JMhljmYUHJUvqhM8H4VpSSzkImn+TjxNJvG6FZB7M=; b=TIpcrW1xs0++bQCG0hlqvvQAleXGnx6McVBQms+9aNB9QV0Its3ALOxyytCfHVV8wP oAw8hCBSITM4ghvb/rPdLoMOlddlxXSkKKXZVdJBWw3iTWUJ59NO4nKmEvoVC8rS9USX CJL6nXq86bexLvxXaXESftgyFumTp8gNPTiVbeifXAzxVvd1Au4nQYjXxbcgXh/vi71h 0szsRoYiQA1VtV0QCCtT/uRLJVIRBT8SVITQ+Ph6yvloceAQSqzyC0IM29WXDidAsOEe 4c2hMt4H6A/gLWg62GdcQzB8LoezjOEf+Txc/Wu+t5gkkp0edP0JnIQbnn4GkBFVB7X0 8Qkw== X-Forwarded-Encrypted: i=1; AJvYcCVdEDeGVLeOqAJRn0+44dQ+cI0CQfKWx88rVy/Cz4vjuddyQAtT8E8VdMhF1CPUrrD7kZWDsroOcwIf/x8=@vger.kernel.org X-Gm-Message-State: AOJu0YzgDfBuh3wOVdOmWedoqzWudYbhWdI6g33S+6SAelIndtG++SAM UjD90yFesi402Q0gH6eAT2tQLTBh2gifV1FIqYApE4UU7OCp45tAhICjLlvF/iyZfg4= X-Gm-Gg: AY/fxX62jEYh11E44ZE7TxgFsLksTOyzLGiCBwLBHfde7PNQNGCmjf8hCp/2mL3S9Kj 6v+xe9z8nU2deoza79CU+vQPy68GTD66RqhOHd1IFoYkZ0r7KaEbNc/TVAE/Di2NTD6xpR/SWWo feFsVaANn52Mf8OVI+XM4ruqoCERzklRfcQxfZslv08lNt78PENzPADsc42LqKvUbchKYKn0qTH G0cg6I84wEPkcyZ07LeZjIfLW+T55+/aznskBcniq7YNFxigFu57aLx51Zm3krAyEEQp/nJgqBR L6//n/i3kUt9pKWKhfqnwKRobEPOEdsp4+2i7U9tx9fAH1SAKUm52MK14TedtUibQnqdKeCkIvV MOHJiRYIvHdpUGy94i7WrPAxfIizxdSZFzcz8mQ+6uhmYrXtaO46hsIBe2UzSKUxJESLduHg+Ff 5rnC/okGETqCmTG/cRUKBXAC1tVdaW4d5ae3uoxBFOa1b/ X-Google-Smtp-Source: AGHT+IG5w+n7A5GrPn1Dyr/ZW1Z13JZ7ruOEznKvASHzXrHcVYCZyOiTsOj2cIIGgJQG6+7B6B7s/A== X-Received: by 2002:a05:6000:290c:b0:431:382:f141 with SMTP id ffacd0b85a97d-432c3644b44mr24863831f8f.12.1768227425242; Mon, 12 Jan 2026 06:17:05 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([2a00:23c7:3122:c601:4c43:39e0:348c:a72e]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd5dfa07sm38705096f8f.25.2026.01.12.06.17.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jan 2026 06:17:04 -0800 (PST) From: Peter Griffin Date: Mon, 12 Jan 2026 14:16:51 +0000 Subject: [PATCH v2 4/5] clk: samsung: gs101: add support for Display Process Unit (DPU) clocks Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260112-dpu-clocks-v2-4-bd00903fdeb9@linaro.org> References: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> In-Reply-To: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> To: =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , kernel-team@android.com, Will McVicker , Juan Yescas , Doug Anderson , Peter Griffin X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=15778; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=4hCNU/zTiEuhIaW9FSW3u1zfJKYx1V3LP5oT3O9RbZw=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpZQJYfTCwQ4d4h7A4XVjtqu8VBf7bcKdA0Aitv 93+5jfSMT+JAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaWUCWAAKCRDO6LjWAjRy umUoD/9/HQ6qCUOtPDzAd94iYDEODDUh3s2Q+czpP1FxL3zBaGoYd2K9ch1JuqbPs3OLZITdpE3 NZzZGgYy9YuzzYcjRCmTFaTXDQwzfnqTWcqOVUpLHPDsOcv6P3J+cBce3YEKbXdRKz6OSNujbTV xdDiL3cqCSEzPows9K3/LGoFUpz5N24BrF513Emsa9r9DB5gB2aIAobE3kU6/Z6uw8NLYXfbWQN QgNl24S9vvHWdidkpZYqHz8826wDmfeTRPHYI42t7C9HtWOFYHyY1Ugz/lttUnuumkEcXrewV+d VgkTVSoq3gzOTvpOVZPAVYUrQZHLPSfu/PHJOVux+JND0CEC8WRvPtZBmjFJegR9tam3G6m9Hip 0o20oZuwl6vc2y/r/90AVIuLN0JRQ7FezyLZE7JQd6O9g6x2I3gHNWWez6DOHrH1LZN2cMwlK29 BamjGzCUtP0AWuM1h+o5zlC0QDjkpBz5HCkGYkTNyK2tW2mM/um0vV5UELflBc9lrRDq6Junr7M oR7mi7VrJ7ml9OsquC9eF8dWLBdeeGE0raAkZROzws0cX84VaGZigVkCSAN452TJIjlL5Z8Hjw8 JG3kCIfoMFDQ2V6uIjIbr96SDZnezkfViv1cLYcf+nX0A/aja1H3to+R9oK5HxwlleH2TKrABfT kxTlNuinSCR0nIw== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA cmu_dpu is the clock management unit used for the Display Process Unit block. It generates clocks for image scaler, compressor etc. Add support for the muxes, dividers and gates in cmu_dpu. Signed-off-by: Peter Griffin --- Changes in v2: - Update gout_dpu_dpu_pclk to gout_dpu_gpc_dpu_pclk (Peter) - Fix dout_dpu_busp parent (Peter) --- drivers/clk/samsung/clk-gs101.c | 283 ++++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 283 insertions(+) diff --git a/drivers/clk/samsung/clk-gs101.c b/drivers/clk/samsung/clk-gs10= 1.c index 8551289b46eb88ec61dd1914d0fe782ae6794000..b38c6c8749aae42319d2004ff5f= fbc9a19320cac 100644 --- a/drivers/clk/samsung/clk-gs101.c +++ b/drivers/clk/samsung/clk-gs101.c @@ -25,6 +25,7 @@ #define CLKS_NR_MISC (CLK_GOUT_MISC_XIU_D_MISC_ACLK + 1) #define CLKS_NR_PERIC0 (CLK_GOUT_PERIC0_SYSREG_PERIC0_PCLK + 1) #define CLKS_NR_PERIC1 (CLK_GOUT_PERIC1_SYSREG_PERIC1_PCLK + 1) +#define CLKS_NR_DPU (CLK_GOUT_DPU_SYSREG_DPU_PCLK + 1) =20 #define GS101_GATE_DBG_OFFSET 0x4000 #define GS101_DRCG_EN_OFFSET 0x104 @@ -4426,6 +4427,285 @@ static const struct samsung_cmu_info peric1_cmu_inf= o __initconst =3D { .drcg_offset =3D GS101_DRCG_EN_OFFSET, }; =20 +/* ---- CMU_DPU ----------------------------------------------------------= --- */ + +/* Register Offset definitions for CMU_DPU (0x1c000000) */ +#define PLL_CON0_MUX_CLKCMU_DPU_BUS_USER 0x0600 +#define PLL_CON1_MUX_CLKCMU_DPU_BUS_USER 0x0604 +#define DPU_CMU_DPU_CONTROLLER_OPTION 0x0800 +#define CLKOUT_CON_BLK_DPU_CMU_DPU_CLKOUT0 0x0810 +#define CLK_CON_DIV_DIV_CLK_DPU_BUSP 0x1800 +#define CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK 0x2000 +#define CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK = 0x2004 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM 0x2008 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA 0x200c +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP 0x2010 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK 0x2014 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK 0x2018 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK 0x201c +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK 0x2020 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK 0x2024 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK 0x2028 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK 0x202c +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK 0x2030 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK 0x2034 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK 0x2038 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK 0x203c +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK 0x2040 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK 0= x2044 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK 0= x2048 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK 0x204c +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK 0x2050 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK 0x2054 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK 0x2058 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK 0x205c +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK 0x2060 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1 0x2064 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2 0x2068 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1 0x206c +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2 0x2070 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1 0x2074 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2 0x2078 +#define CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK 0x207c +#define PCH_CON_LHM_AXI_P_DPU_PCH 0x3000 +#define PCH_CON_LHS_AXI_D0_DPU_PCH 0x3004 +#define PCH_CON_LHS_AXI_D1_DPU_PCH 0x3008 +#define PCH_CON_LHS_AXI_D2_DPU_PCH 0x300c +#define QCH_CON_DPUF_QCH_DPU_DMA 0x3010 +#define QCH_CON_DPUF_QCH_DPU_DPP 0x3014 +#define QCH_CON_DPU_CMU_DPU_QCH 0x301c +#define QCH_CON_D_TZPC_DPU_QCH 0x3020 +#define QCH_CON_GPC_DPU_QCH 0x3024 +#define QCH_CON_LHM_AXI_P_DPU_QCH 0x3028 +#define QCH_CON_LHS_AXI_D0_DPU_QCH 0x302c +#define QCH_CON_LHS_AXI_D1_DPU_QCH 0x3030 +#define QCH_CON_LHS_AXI_D2_DPU_QCH 0x3034 +#define QCH_CON_PPMU_DPUD0_QCH 0x3038 +#define QCH_CON_PPMU_DPUD1_QCH 0x303c +#define QCH_CON_PPMU_DPUD2_QCH 0x3040 +#define QCH_CON_SSMT_DPU0_QCH 0x3044 +#define QCH_CON_SSMT_DPU1_QCH 0x3048 +#define QCH_CON_SSMT_DPU2_QCH 0x304c +#define QCH_CON_SYSMMU_DPUD0_QCH_S1 0x3050 +#define QCH_CON_SYSMMU_DPUD0_QCH_S2 0x3054 +#define QCH_CON_SYSMMU_DPUD1_QCH_S1 0x3058 +#define QCH_CON_SYSMMU_DPUD1_QCH_S2 0x305c +#define QCH_CON_SYSMMU_DPUD2_QCH_S1 0x3060 +#define QCH_CON_SYSMMU_DPUD2_QCH_S2 0x3064 +#define QCH_CON_SYSREG_DPU_QCH 0x3068 +#define QUEUE_CTRL_REG_BLK_DPU_CMU_DPU 0x3c00 + +static const unsigned long dpu_clk_regs[] __initconst =3D { + PLL_CON0_MUX_CLKCMU_DPU_BUS_USER, + PLL_CON1_MUX_CLKCMU_DPU_BUS_USER, + DPU_CMU_DPU_CONTROLLER_OPTION, + CLKOUT_CON_BLK_DPU_CMU_DPU_CLKOUT0, + CLK_CON_DIV_DIV_CLK_DPU_BUSP, + CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK, + CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM, + CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA, + CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP, + CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2, + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, + PCH_CON_LHM_AXI_P_DPU_PCH, + PCH_CON_LHS_AXI_D0_DPU_PCH, + PCH_CON_LHS_AXI_D1_DPU_PCH, + PCH_CON_LHS_AXI_D2_DPU_PCH, + QCH_CON_DPUF_QCH_DPU_DMA, + QCH_CON_DPUF_QCH_DPU_DPP, + QCH_CON_DPU_CMU_DPU_QCH, + QCH_CON_D_TZPC_DPU_QCH, + QCH_CON_GPC_DPU_QCH, + QCH_CON_LHM_AXI_P_DPU_QCH, + QCH_CON_LHS_AXI_D0_DPU_QCH, + QCH_CON_LHS_AXI_D1_DPU_QCH, + QCH_CON_LHS_AXI_D2_DPU_QCH, + QCH_CON_PPMU_DPUD0_QCH, + QCH_CON_PPMU_DPUD1_QCH, + QCH_CON_PPMU_DPUD2_QCH, + QCH_CON_SSMT_DPU0_QCH, + QCH_CON_SSMT_DPU1_QCH, + QCH_CON_SSMT_DPU2_QCH, + QCH_CON_SYSMMU_DPUD0_QCH_S1, + QCH_CON_SYSMMU_DPUD0_QCH_S2, + QCH_CON_SYSMMU_DPUD1_QCH_S1, + QCH_CON_SYSMMU_DPUD1_QCH_S2, + QCH_CON_SYSMMU_DPUD2_QCH_S1, + QCH_CON_SYSMMU_DPUD2_QCH_S2, + QCH_CON_SYSREG_DPU_QCH, + QUEUE_CTRL_REG_BLK_DPU_CMU_DPU, +}; + +/* List of parent clocks for Muxes in CMU_DPU */ +PNAME(mout_dpu_bus_user_p) =3D { "oscclk", "dout_cmu_dpu_bus" }; + +static const struct samsung_mux_clock dpu_mux_clks[] __initconst =3D { + MUX(CLK_MOUT_DPU_BUS_USER, "mout_dpu_bus_user", + mout_dpu_bus_user_p, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER, 4, 1), +}; + +static const struct samsung_div_clock dpu_div_clks[] __initconst =3D { + DIV(CLK_DOUT_DPU_BUSP, "dout_dpu_busp", "mout_dpu_bus_user", + CLK_CON_DIV_DIV_CLK_DPU_BUSP, 0, 3), +}; + +static const struct samsung_gate_clock dpu_gate_clks[] __initconst =3D { + GATE(CLK_GOUT_DPU_PCLK, "gout_dpu_dpu_pclk", + "dout_dpu_busp", + CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_CLK_DPU_OSCCLK_CLK, "gout_dpu_clk_dpu_oscclk_clk", + "oscclk", + CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, + 21, 0, 0), + GATE(CLK_GOUT_DPU_AD_APB_DPU_DMA_PCLKM, "gout_dpu_ad_apb_dpu_dma_pclkm", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM, + 21, 0, 0), + GATE(CLK_GOUT_DPU_DPUF_ACLK_DMA, "gout_dpu_dpuf_aclk_dma", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA, 21, 0, 0), + GATE(CLK_GOUT_DPU_DPUF_ACLK_DPP, "gout_dpu_dpuf_aclk_dpp", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP, 21, 0, 0), + GATE(CLK_GOUT_DPU_D_TZPC_DPU_PCLK, "gout_dpu_d_tzpc_dpu_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_GPC_DPU_PCLK, "gout_dpu_gpc_dpu_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_LHM_AXI_P_DPU_I_CLK, "gout_dpu_lhm_axi_p_dpu_i_clk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK, + 21, 0, 0), + GATE(CLK_GOUT_DPU_LHS_AXI_D0_DPU_I_CLK, "gout_dpu_lhs_axi_d0_dpu_i_clk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK, + 21, 0, 0), + GATE(CLK_GOUT_DPU_LHS_AXI_D1_DPU_I_CLK, "gout_dpu_lhs_axi_d1_dpu_i_clk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK, + 21, 0, 0), + GATE(CLK_GOUT_DPU_LHS_AXI_D2_DPU_I_CLK, "gout_dpu_lhs_axi_d2_dpu_i_clk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK, + 21, 0, 0), + GATE(CLK_GOUT_DPU_PPMU_DPUD0_ACLK, "gout_dpu_ppmu_dpud0_aclk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_PPMU_DPUD0_PCLK, "gout_dpu_ppmu_dpud0_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_PPMU_DPUD1_ACLK, "gout_dpu_ppmu_dpud1_aclk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_PPMU_DPUD1_PCLK, "gout_dpu_ppmu_dpud1_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_PPMU_DPUD2_ACLK, "gout_dpu_ppmu_dpud2_aclk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_PPMU_DPUD2_PCLK, "gout_dpu_ppmu_dpud2_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_CLK_DPU_BUSD_CLK, "gout_dpu_clk_dpu_busd_clk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK, + 21, 0, 0), + GATE(CLK_GOUT_DPU_CLK_DPU_BUSP_CLK, "gout_dpu_clk_dpu_busp_clk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK, + 21, 0, 0), + GATE(CLK_GOUT_DPU_SSMT_DPU0_ACLK, "gout_dpu_ssmt_dpu0_aclk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_SSMT_DPU0_PCLK, "gout_dpu_ssmt_dpu0_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_SSMT_DPU1_ACLK, "gout_dpu_ssmt_dpu1_aclk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_SSMT_DPU1_PCLK, "gout_dpu_ssmt_dpu1_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_SSMT_DPU2_ACLK, "gout_dpu_ssmt_dpu2_aclk", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_SSMT_DPU2_PCLK, "gout_dpu_ssmt_dpu2_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK, 21, 0, 0), + GATE(CLK_GOUT_DPU_SYSMMU_DPUD0_CLK_S1, "gout_dpu_sysmmu_dpud0_clk_s1", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1, + 21, 0, 0), + GATE(CLK_GOUT_DPU_SYSMMU_DPUD0_CLK_S2, "gout_dpu_sysmmu_dpud0_clk_s2", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2, + 21, 0, 0), + GATE(CLK_GOUT_DPU_SYSMMU_DPUD1_CLK_S1, "gout_dpu_sysmmu_dpud1_clk_s1", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1, + 21, 0, 0), + GATE(CLK_GOUT_DPU_SYSMMU_DPUD1_CLK_S2, "gout_dpu_sysmmu_dpud1_clk_s2", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2, + 21, 0, 0), + GATE(CLK_GOUT_DPU_SYSMMU_DPUD2_CLK_S1, "gout_dpu_sysmmu_dpud2_clk_s1", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1, + 21, 0, 0), + GATE(CLK_GOUT_DPU_SYSMMU_DPUD2_CLK_S2, "gout_dpu_sysmmu_dpud2_clk_s2", + "mout_dpu_bus_user", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2, 21, 0, 0= ), + GATE(CLK_GOUT_DPU_SYSREG_DPU_PCLK, "gout_dpu_sysreg_dpu_pclk", + "dout_dpu_busp", + CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, 21, 0, 0), +}; + +static const struct samsung_cmu_info dpu_cmu_info __initconst =3D { + .mux_clks =3D dpu_mux_clks, + .nr_mux_clks =3D ARRAY_SIZE(dpu_mux_clks), + .div_clks =3D dpu_div_clks, + .nr_div_clks =3D ARRAY_SIZE(dpu_div_clks), + .gate_clks =3D dpu_gate_clks, + .nr_gate_clks =3D ARRAY_SIZE(dpu_gate_clks), + .nr_clk_ids =3D CLKS_NR_DPU, + .clk_regs =3D dpu_clk_regs, + .nr_clk_regs =3D ARRAY_SIZE(dpu_clk_regs), + .sysreg_clk_regs =3D dcrg_memclk_sysreg, + .nr_sysreg_clk_regs =3D ARRAY_SIZE(dcrg_memclk_sysreg), + .clk_name =3D "bus", + .auto_clock_gate =3D true, + .gate_dbg_offset =3D GS101_GATE_DBG_OFFSET, + .option_offset =3D DPU_CMU_DPU_CONTROLLER_OPTION, + .drcg_offset =3D GS101_DRCG_EN_OFFSET, +}; + /* ---- platform_driver --------------------------------------------------= --- */ =20 static int __init gs101_cmu_probe(struct platform_device *pdev) @@ -4443,6 +4723,9 @@ static const struct of_device_id gs101_cmu_of_match[]= =3D { { .compatible =3D "google,gs101-cmu-apm", .data =3D &apm_cmu_info, + }, { + .compatible =3D "google,gs101-cmu-dpu", + .data =3D &dpu_cmu_info, }, { .compatible =3D "google,gs101-cmu-hsi0", .data =3D &hsi0_cmu_info, --=20 2.52.0.457.g6b5491de43-goog From nobody Sun Feb 8 07:58:18 2026 Received: from mail-wr1-f66.google.com (mail-wr1-f66.google.com [209.85.221.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ACCDE24BBFD for ; Mon, 12 Jan 2026 14:17:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.66 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227440; cv=none; b=LcdCFTyFmStYOkDHG/NeJKfh0UK/Ij7aB7U0OvbTuRLeWKh/YQopRW5h5SiXWVbBzhvmnrEmpV4+s1F5yfpTxzF92KqW1Tl2BS0GqRxx6alHf51TVe33VJ9rcbean4m7iCBFu7kgN+IS0GWc3heTd9ZuCCaTTcBNd9WzxXeThRg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768227440; c=relaxed/simple; bh=TtRpDGPGpy/+0HSyLMeQr2ov6Bl/3yzopI+7aSfxFj4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pibUb55uCOdcQEMmYI0/38tbY3JRwfom8qztFa6QlxMEw4JF/YJ/PuZFVWLFSOviX57WUTIaonfXCuUO26CDnLGHUC8I5HMA3StPjmqLQT6kAo9NkvaKlZRbxBTzVAlsii4g1C1Ejjwb/TKIFsGHVwpf6fMf5k0OH7D00mvcZU4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xf1J5GdR; arc=none smtp.client-ip=209.85.221.66 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xf1J5GdR" Received: by mail-wr1-f66.google.com with SMTP id ffacd0b85a97d-432da746749so1530548f8f.0 for ; Mon, 12 Jan 2026 06:17:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768227427; x=1768832227; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=c/mVNh0N4oZBNRtG/tnUEWsskBYzPAI0h1SdKQuAkes=; b=xf1J5GdRHQgfiO9VaiDsd4CmDGPUrgLB8aEwTd/395JHRttHIPASoVWpfrjmerXOOC c46rkcuqmIr8sHR94LdyNmFS+eWzcd9oVLpmdty3EmkwrhhtLkieRJFfJkLd59QWfI5B dKgoD5tkFd0kiAhsycedB4ivtb6jZoTH3Quh3wyMkMoVFiNOQCZu8yU7mpFIlP2mLiah IOfTh3I6iAN+CcrfYtteKiCRxTg0EgiF5v8D1YEG9Mmh3qCazh3DmByP28y9mc6x5K+n vFr91fS/smsL5w1tkA7RrQdFbv2p8feM7gd7s8N5ujDE/o3UM/WEz7T1U8qcKfU6+ukA e+sg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768227427; x=1768832227; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=c/mVNh0N4oZBNRtG/tnUEWsskBYzPAI0h1SdKQuAkes=; b=MkFUKaukMqYHviLi1/eFval1y+rZsGIu7OOm+G+KLNgK4rrTwV4hiNGSEmmAAdRJv0 FWjBuRCBgdaU8sucFWykWY9UINJdwCUmMoEwu+msAlpWSvXiaHeiK37thL331ErmRUQc dekt5BHmnsTbntVOhS2MdP8V4e7ZSOsAFW8xAfVbaUb58NPQksQRMwXP2Nbils1qolym 6LG1UOhQkHfcpN0zYsm0GmdmN05OtIYIMWRVCgIr3QXDEY9LJ9YXZQBILxe/lbsWhPbO lVtkVh1mCYQ6yo9Tl0xGhI57sPKZhHjntUaRYGvZGZKduOpPaSDuWjhOyJCRtTMhfDY7 +IOw== X-Forwarded-Encrypted: i=1; AJvYcCW2ZmptUJf3JDTAtRmnLuL0p+N5t8T/weFhnuQEb+4iQV52wPlHMlMn/AaBIQ/D6BjNN7Tk4W5BbsPq/dc=@vger.kernel.org X-Gm-Message-State: AOJu0YzaFPKvjywIseCgSjGvf/4EKeUWiU8uZcIWnUknugNnjXLXn8mY HCdugzftNxObuxfJMVEylAOIZKuCaPMvRsjNt3qBNmQoVRQlvof7fzX4co+0kgazMBw= X-Gm-Gg: AY/fxX6yUlJmbtpvzuEoQh32wW+j1ZrkYVx5jd+ta5Baxm0Z4TpQ30QdTf/85wA6J+U bFGfxPrXmo6mXXOdse+b/uIPno7ZlmEM0hH2NPe9n/Sgi1ip1LuCB7TUocd53DzMAehMFNibMVc d6Er0Jn1OMAfvSs3Az1IQW8XLfEGFRbVrQXR/ySgVU85cCSRjYD6Mm11RcWW7psp8m9z1WqUgIq dfYw7goXuYTlByVVbZ1KU00SV+h5jYu6wC+Ne85PeEvLZx0Q+sKRZxhSqazZbUrJTHDOdiJhiXX Knaa2jkblyUUeJSSMW3iwRasEBb3ZfpQk65wnaarqEzX33gvuKLAnx26Bx3qFaXaxwBtXpuhyvp 9jbofyxSfDlW04vHpDKnP8RMZYKSgIybV6MjCtLxKJOCPNEUAAWGNB4LagiJlEx6RIvTKDiGHre 9qyFfeTZhYWh8sdogOuoV7tb1kmU5rKyQbu3GZXuUkBrX4 X-Google-Smtp-Source: AGHT+IFrBsfMSiMplrBBPh8qUuCeoTdCdDPt+sDIa3dty/7II6lHCVnL5PdVVGI/DhJcYTKl05dvUw== X-Received: by 2002:a05:6000:4301:b0:432:84f9:8bf9 with SMTP id ffacd0b85a97d-432c37758b2mr23151513f8f.57.1768227426762; Mon, 12 Jan 2026 06:17:06 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([2a00:23c7:3122:c601:4c43:39e0:348c:a72e]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd5dfa07sm38705096f8f.25.2026.01.12.06.17.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jan 2026 06:17:05 -0800 (PST) From: Peter Griffin Date: Mon, 12 Jan 2026 14:16:52 +0000 Subject: [PATCH v2 5/5] arm64: dts: exynos: gs101: add cmu_dpu and sysreg_dpu dt nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260112-dpu-clocks-v2-5-bd00903fdeb9@linaro.org> References: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> In-Reply-To: <20260112-dpu-clocks-v2-0-bd00903fdeb9@linaro.org> To: =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , kernel-team@android.com, Will McVicker , Juan Yescas , Doug Anderson , Peter Griffin X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1461; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=TtRpDGPGpy/+0HSyLMeQr2ov6Bl/3yzopI+7aSfxFj4=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpZQJZjFN48vVWqUbIG+U37VQZOf/9gT4bcSvlq ckKiGZyCbWJAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaWUCWQAKCRDO6LjWAjRy unirD/9Mha/fVtxUz74hDxmJSz/VqEgTSj/OJ6u+J9+JdyV7Lwqml+TGaesgzpsxtV+HfQRXJng j5Bfpj09IUytDIAVBnHUAEJE4GzXIR5Ce1GeTZhMYiSlgbW3ExrY2ZSAAEeN27s4dJJ2Y2g7OLG lJFI5Kv3l89I+rdxPa9i8seWQ+2dn3ziS06ifh+oqjJXqmO+kBCzbPE8YC81N9eRmUWA8LM3lLr lkleHD0VSpZEbevHvBb0p2K52mKQDvdZpF4kc8PFfwERWOADsNKerb5sNcufkq/LIUJo6UimYrj sl2P7RJneHmHdsiGVoZQxhpWLyVdPjE8oYyyKafk0Ofwgi4obHTVUbxQCV+zWdGLBNxCAhMAanT 7QKVKmr6tnUzMPeeJ4Dx3Xd2sSNsURfMd3sEijJYXlqFAOwKoopcEVYb24wu3B338kAAi6FOw6f imcF9mKH4EmMS1897VNponb7JxFult2xk18Pv5LxmwrKATezwrj3QbfAOuOthqgWkwEA58FZIpY hNoUn4786K4qIpQUQylpNL+ZeysvOnXduehZMwVoqgRfMnaLUcXhTnOzl0z8Fh1MOnoKTalJjOy aUiZkmgIDx2pTssa36zCiT9H7H4rFck+aWfMcuZvpprPfPwSRWm8I7W3MXAmv+hZssWH3pJsKuO hfnOg+XpwVdfS+g== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA Enable the cmu_dpu clock management unit. It feeds some of the display IPs. Additionally add the sysreg_dpu node which contains the BUSCOMPONENT_DRCG_EN and MEMCLK registers required by cmu_dpu to enable dynamic root clock gating of bus components. Signed-off-by: Peter Griffin Reviewed-by: Andr=C3=A9 Draszik --- arch/arm64/boot/dts/exynos/google/gs101.dtsi | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/google/gs101.dtsi b/arch/arm64/boot= /dts/exynos/google/gs101.dtsi index 48f3819590cf8c05d6bd7241cfed8720149c7db4..d085f9fb0f62ac2f57b104c2088= 0e64d885d0bee 100644 --- a/arch/arm64/boot/dts/exynos/google/gs101.dtsi +++ b/arch/arm64/boot/dts/exynos/google/gs101.dtsi @@ -1815,6 +1815,23 @@ pinctrl_gsacore: pinctrl@17a80000 { status =3D "disabled"; }; =20 + cmu_dpu: clock-controller@1c000000 { + compatible =3D "google,gs101-cmu-dpu"; + reg =3D <0x1c000000 0x10000>; + #clock-cells =3D <1>; + + clocks =3D <&ext_24_5m>, + <&cmu_top CLK_DOUT_CMU_DPU_BUS>; + clock-names =3D "oscclk", "bus"; + samsung,sysreg =3D <&sysreg_dpu>; + }; + + sysreg_dpu: syscon@1c020000 { + compatible =3D "google,gs101-dpu-sysreg", "syscon"; + reg =3D <0x1c020000 0x10000>; + clocks =3D <&cmu_dpu CLK_GOUT_DPU_SYSREG_DPU_PCLK>; + }; + cmu_top: clock-controller@1e080000 { compatible =3D "google,gs101-cmu-top"; reg =3D <0x1e080000 0x10000>; --=20 2.52.0.457.g6b5491de43-goog