From nobody Mon Feb 9 12:24:11 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9BA7433F395 for ; Sat, 10 Jan 2026 05:37:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768023466; cv=none; b=i7oCBfDhKNySDk6JAYQCwUPbqZHwgumlebKf6Icq1fWpp73tU9tUrcU02phVU1JRosg4oBA0I5v67qdKO0S6TAOQC/EQRoyf7lIa84e/aDQwiI07eSe7pEMWEOcpMnpy5ot8voRYvXmKuBvKRW9Lp5v6f4FzASidCA0jxXx+/1U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768023466; c=relaxed/simple; bh=aiQH21puKQPZom1FBS2CS8wFKMYZxOyOP1j3Sjj8KqQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=AeoGYxbbkTeCouZ1zd+y49rd/YCVPTFxqAUMwQMekjEzHvbAQXN66x2N9+m49yGXH7pTHiqjJcuZRzlcooryUYDVOO1ixoI4GVq7iYENg9ZIDYFYfMU76E3zONsOK9wBqfiQFt/JNw/v22OzWNfAkhK54Sd1MrcdCzryHNfRj8w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XQAaKIA7; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XQAaKIA7" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-47d1d8a49f5so32358495e9.3 for ; Fri, 09 Jan 2026 21:37:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768023463; x=1768628263; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=KBV1jttw9vA0jCOoGP99Ua6fivA5lzhlMS+1uYQ4YFE=; b=XQAaKIA75JzKzrthVP89Cqf5lUYtymozYmjUgktIN6oWhMG6LDtPcVKAtJesOzmZzd M1eE1JZF8Jcfzjwcl0DHx5khfKSOgJ8LxsKKTi7U6pJT5mAKBpwOMfWafpeZKnzLlS0o 2Y0NeLU4dH/PZlF+NW5qR+P5SqhwCB9K0sxPAdsmquN08VNtA+X80Zd+joY3T9/cAmI9 K/6K9Isxb2OhjY/EErvIOboTVZZUvxn6iH0hf2IicjBnCfQaoOyRlV0u3oARqW10AvOx s7AGi9RLbjC/9C+gKhiR383uK0GaJpuEsn+VbI5k5wG2t3DiyB0kNchxsBT7X5iXxOPW wbcg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768023463; x=1768628263; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=KBV1jttw9vA0jCOoGP99Ua6fivA5lzhlMS+1uYQ4YFE=; b=QQdQqBj2eDyxRN+UyYrzoWdi5IKic5RNov5EJmGtyg+2zQu1ERRqP0lVLGBUC6+OlI KL5GGPlbBGRGhvie/MlBrmw5FD73FLOLAYUexrHFEiv2cvmY9Uw4cv245H0VRGkIbf0U OH4FoY0yAlnRU7qiJhk/mORLgG3wq5p2bWK5CodZ1xOVvz7ctQHBkFkBIHRfaS0wg8i4 JrkAQe0oJZwcKoqDanXkpYleNh6xGY5GhLSSl2xJb3QRFBvbRUK4pYArKCYDwM4dI1LS YA8EEGrL6TE3xKi9z5hCF1URCXj7HJT8ehJler1bE/pBhh+K2Q/B9CpYx9LWpjlVOKDe c3Pw== X-Forwarded-Encrypted: i=1; AJvYcCUdOXIY4ukj57SYEQ/VXHRE1TGOgFzOhZFZqv3HlJ0gULA5PyO0IG0L7yhnhauL/EvrtilhSbdok0DjDLY=@vger.kernel.org X-Gm-Message-State: AOJu0YyqDcXqSBxhNOgk9tCHHmoAuFVcIUuDWdk2jsE18Titf5WTS//l NvKwNqJ/UjB44821FfqULwN45HgPXNiIUcknoD32gWSdHFLx97PjFeBZ X-Gm-Gg: AY/fxX5OB6rZxNItmHTNwQr0CkLh93K3CDk//yhUSXeOlj8rNxXU+E25LxdRO17LVb8 0mo64wqD7J1Ykey0o1jBDnlPeHbUjLUhj1xieAPB4PWJ//ZZFnb68bhv8R1SUjsw04MKHfUs9ND jHookSaNECegjlJuVlEEnoBtkvHYbaL8u0deuB2MrjBVbOIaCZSctdt+t4FmoJsVRQVh5ja17v+ lIrlSeNrxGVyQqT0K82YSkDc7bcB35WOpkCO35jxUzAymWXURLZtsmVDHF/QwGI4o3OMZNBtfag ixmoR9dS1IW8L/2llkhwqryYjUzEB5LXPvBgWDqz9n28rVX1s4nFw1elV0WkN8VA8XBs9GDOJnz vbasOKlDXlWM18LrG4Pd77lrVub1+rWr2w/kKhAckjJRbmD9ZzPhfRBU3ID84H0Xa4tOXOq7LS/ Z3mhXVI8PJ9q52GsI= X-Google-Smtp-Source: AGHT+IFcfMPIrhWiXPkS98R5rwsX/ACoRCaVo+plXZiPZaElaqnswMgbw6+184Fm/K+bJwMBmWeKXg== X-Received: by 2002:a05:6000:4287:b0:432:851d:35ef with SMTP id ffacd0b85a97d-432c37a3b62mr16501208f8f.42.1768023462952; Fri, 09 Jan 2026 21:37:42 -0800 (PST) Received: from toolbox.. ([87.200.95.144]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd0dadcfsm25973825f8f.3.2026.01.09.21.37.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Jan 2026 21:37:42 -0800 (PST) From: Christian Hewitt To: Detlev Casanova , =?UTF-8?q?Olivier=20Cr=C3=AAte?= , Ezequiel Garcia , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Diederik de Haas , Dmitry Osipenko , Thomas Gleixner , Dragan Simic , Chukun Pan , linux-media@vger.kernel.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Piotr Oniszczuk Subject: [PATCH v3 3/3] arm64: dts: rockchip: Add the vdpu346 Video Decoders on RK356X Date: Sat, 10 Jan 2026 05:37:27 +0000 Message-ID: <20260110053727.2295260-4-christianshewitt@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260110053727.2295260-1-christianshewitt@gmail.com> References: <20260110053727.2295260-1-christianshewitt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the vdpu346 Video Decoders to the rk356x-base devicetree to enable support on RK3566 and RK3568 boards. Also add the needed sram and vdec_mmu nodes. Suggested-by: Diederik de Haas Suggested-by: Piotr Oniszczuk Signed-off-by: Christian Hewitt --- arch/arm64/boot/dts/rockchip/rk356x-base.dtsi | 49 +++++++++++++++++++ 1 file changed, 49 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi b/arch/arm64/boo= t/dts/rockchip/rk356x-base.dtsi index a2c4957a5899..11536684479b 100644 --- a/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi @@ -383,6 +383,19 @@ usb2phy1_grf: syscon@fdca8000 { reg =3D <0x0 0xfdca8000 0x0 0x8000>; }; =20 + sram@fdcc0000 { + compatible =3D "mmio-sram"; + reg =3D <0x0 0xfdcc0000 0x0 0xb000>; + ranges =3D <0x0 0x0 0xfdcc0000 0xb000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + vdec_sram: rkvdec-sram@0 { + reg =3D <0x0 0xb000>; + pool; + }; + }; + pmucru: clock-controller@fdd00000 { compatible =3D "rockchip,rk3568-pmucru"; reg =3D <0x0 0xfdd00000 0x0 0x1000>; @@ -619,6 +632,42 @@ vepu_mmu: iommu@fdee0800 { #iommu-cells =3D <0>; }; =20 + vdec: video-codec@fdf80100 { + compatible =3D "rockchip,rk3568-vdec"; + reg =3D <0x0 0xfdf80200 0x0 0x500>, + <0x0 0xfdf80100 0x0 0x100>, + <0x0 0xfdf80700 0x0 0x100>; + reg-names =3D "function", "link", "cache"; + interrupts =3D ; + clocks =3D <&cru ACLK_RKVDEC>, <&cru HCLK_RKVDEC>, + <&cru CLK_RKVDEC_CA>, <&cru CLK_RKVDEC_CORE>, + <&cru CLK_RKVDEC_HEVC_CA>; + clock-names =3D "axi", "ahb", "cabac", "core", "hevc_cabac"; + assigned-clocks =3D <&cru ACLK_RKVDEC>, + <&cru CLK_RKVDEC_CORE>, + <&cru CLK_RKVDEC_CA>, + <&cru CLK_RKVDEC_HEVC_CA>; + assigned-clock-rates =3D <297000000>, <297000000>, + <297000000>, <600000000>; + iommus =3D <&vdec_mmu>; + power-domains =3D <&power RK3568_PD_RKVDEC>; + resets =3D <&cru SRST_A_RKVDEC>, <&cru SRST_H_RKVDEC>, + <&cru SRST_RKVDEC_CA>, <&cru SRST_RKVDEC_CORE>, + <&cru SRST_RKVDEC_HEVC_CA>; + reset-names =3D "axi", "ahb", "cabac", "core", "hevc_cabac"; + sram =3D <&vdec_sram>; + }; + + vdec_mmu: iommu@fdf80800 { + compatible =3D "rockchip,rk3568-iommu"; + reg =3D <0x0 0xfdf80800 0x0 0x40>, <0x0 0xfdf80840 0x0 0x40>; + interrupts =3D ; + clocks =3D <&cru ACLK_RKVDEC>, <&cru HCLK_RKVDEC>; + clock-names =3D "aclk", "iface"; + power-domains =3D <&power RK3568_PD_RKVDEC>; + #iommu-cells =3D <0>; + }; + vicap: video-capture@fdfe0000 { compatible =3D "rockchip,rk3568-vicap"; reg =3D <0x0 0xfdfe0000 0x0 0x200>; --=20 2.43.0