From nobody Sun Feb 8 14:12:33 2026 Received: from mail-pl1-f193.google.com (mail-pl1-f193.google.com [209.85.214.193]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A72FD212548 for ; Sat, 10 Jan 2026 05:19:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.193 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768022348; cv=none; b=kX6Q8G74JHyKvgbioihBYsH94kZ4q6NuTzMvVjkXfznHm0uUoi8bO67qH3jUUemM/lB7xHeRaZDm/xEX5wAbxI/KdAdZ9iJK12ThM94QrWd4lWSXfGo/Dr68NL/6Gfczol+bnMEgwIBS65bEoammCBOKA3Z+k0FKFccqup3tMKA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768022348; c=relaxed/simple; bh=2L6MNmGY38hVdp9Ijc+okVTe3kqDNq0YpAih/UfxNDk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=nTkOQxuVtVg7aK9RslefQuN3Sted7XTOl/Ga1gx5kYlWZKLZVRniyawPUHqHXkNB8UriJ1rQAnd2nJoyH1iZp9W8Bd1uDaOUFHIJoCNf/447P7i1YqUpjEUnJ0fJRVQR/vPJd3Xk6YI/mUp850WFuApwB0tQSl5seU4ixTWMbIs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=q6UvC2cO; arc=none smtp.client-ip=209.85.214.193 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="q6UvC2cO" Received: by mail-pl1-f193.google.com with SMTP id d9443c01a7336-2a09a3bd9c5so33601295ad.3 for ; Fri, 09 Jan 2026 21:19:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768022346; x=1768627146; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=+vZa4MSAEGd4aC/jK6JBtGhuF7IGt0ZyoCs3KPie1Vc=; b=q6UvC2cOrSAnDOq+s+jUxpdGCQ2cyU+UlCa3XE3LSUcjS9vJHaDDOWe2uJpLTDHM8z PpyvlQiMPrZr98079NwsMOOLjwMX+UWWraPkd3iQw1uYR4CUiQmDPzvYWDBAm8cdTP/G dEdqd3c7Dkhuif8p4yvBoS73BI3lue8wxldDIMpBLII6T+22m3tU7X0slXNjQG+08Sjf uEqiNspWEMAxvZoXJ/fzCYHzN0JTKQkpNkXLbaSWNFToEkg1AlJEnlHD4Tadarbxuh7+ Yyrii0nXjHTIDiJHDb7pIOqBX2efM5lCwRtshVqTV5rimmKHqjB0ZH4kuZOrtwwnFhYT 3HxA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768022346; x=1768627146; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=+vZa4MSAEGd4aC/jK6JBtGhuF7IGt0ZyoCs3KPie1Vc=; b=onMHnA9GYCF1xhkoJWNX5L+HX4Q+/UKUJIultBxTynq/H8Dnh91iAA89wPYjZnUyVZ +6wZuphhO6ddbP1g45BmPzqI/9VKAS57DnL+d6GFWuQlLguvUtDFODgMCHaXPJqFLcYc vGswgSvjBQBPLgLLkcvCGhqsVx7/4vD/Rfvyk6OezEuSrsGjeBWTagT4QHKS50Wrzxjm hGs/Dr8NkP5u72XbKu+YnHS+Z3aMAhSGcRGeoAtMO2IqN01rrbLq1CrERqJjC04sPcUP WYqs6Hf9aAN2pTlyvCssWGaBZ+OMkf4b2lEi6xVJZhiKYhxmxbhhntiRDYfeRB1DGNqF GR+A== X-Forwarded-Encrypted: i=1; AJvYcCUG4YFvFZJqOVCJL/7PHsNX7zqjPFN8H8C4Lu3zVpVhDU/elFLoBzHJW6L+YGZrqwqRCyuNLQ20OdQgiNE=@vger.kernel.org X-Gm-Message-State: AOJu0YycLkah1YgQtkgBREBy3oWafyTrckM/7WTIOVJp0YqaHo3wWhFo CTwScTd0kAxiFywZALpZv9Esb5icnw0GphEygjzzhPxME/zWLMVmH8BnndDWclmXvnc= X-Gm-Gg: AY/fxX4xVKIlj4s//vlbX1ziYeHtKcCvCnW+g1B6RCAm1n2yqgaKWsMkkbXaOHwOqIS 5TpUHsFcn6Pckxo26HFp34hhdJMN3N/bP6C4Pde4HhfDVN6Byojtyo1QNGJ5mIMbbRKYE9QCpsL pHIbjNvHJfAWj+MlHNbxbQktNXLTObqY9oMvtsUejTr/Q/w8eoYf4jIy19riKwSTYDAXbLFnR0P ppgKNytDbECPhJ+UXnRrtiGeEKbqE+lfnkCeElQvwEQZzd1w7n1jk/xT8svpWXQU8z0z9ulasDW z7s/BU0rRh0eZSfRMdruEP1u2dmbsRKvhZTt0dgP60gT32c7YQ/XA/8Zmi2DjjoXX7ZRPCnVzQp yqqBWIUxTB1Aqd1iXnNGL+lSrw55cVWPIP5R/I8+IunkdRkvLMJNNJ+1TqkuyKh7rha4EiXF35U qmGtTvFjGgTquVkYTvDi+9knjQt5Hv5ckWhgFoB6+18n5CiqJhJc0jmA== X-Google-Smtp-Source: AGHT+IHbWq9DQ8nx6uG9JGFLdiLuMqyccmdPD516zDG77XGC4jrI6E+jtKCvRSSwQ6vvWdUH3x05HQ== X-Received: by 2002:a17:902:e549:b0:2a0:be59:10cc with SMTP id d9443c01a7336-2a3ee491b7emr114403405ad.32.1768022346020; Fri, 09 Jan 2026 21:19:06 -0800 (PST) Received: from [127.0.1.1] ([45.8.220.108]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a3e3cc88cdsm118208265ad.73.2026.01.09.21.18.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Jan 2026 21:19:05 -0800 (PST) From: Guodong Xu Date: Sat, 10 Jan 2026 13:18:13 +0800 Subject: [PATCH v4 01/11] dt-bindings: riscv: add SpacemiT X100 CPU compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260110-k3-basic-dt-v4-1-d492f3a30ffa@riscstar.com> References: <20260110-k3-basic-dt-v4-0-d492f3a30ffa@riscstar.com> In-Reply-To: <20260110-k3-basic-dt-v4-0-d492f3a30ffa@riscstar.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Yixun Lan , Daniel Lezcano , Thomas Gleixner , Samuel Holland , Anup Patel , Greg Kroah-Hartman , Jiri Slaby , Lubomir Rintel , Yangyu Chen Cc: Paul Walmsley , Conor Dooley , Heinrich Schuchardt , Kevin Meng Zhang , Anup Patel , Andrew Jones , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, spacemit@lists.linux.dev, linux-serial@vger.kernel.org, Guodong Xu , Krzysztof Kozlowski , Heinrich Schuchardt X-Mailer: b4 0.14.3 Add compatible string for the SpacemiT X100 core. [1] The X100 is a 64-bit RVA23-compliant RISC-V core from SpacemiT. X100 supports the RISC-V vector and hypervisor extensions and all mandatory extersions as required by the RVA23U64 and RVA23S64 profiles, per the definition in 'RVA23 Profile, Version 1.0'. [2] From a microarchieture viewpoint, the X100 features a 4-issue out-of-order pipeline. X100 is used in SpacemiT K3 SoC. Link: https://www.spacemit.com/en/spacemit-x100-core/ [1] Link: https://docs.riscv.org/reference/profiles/rva23/_attachments/rva23-pr= ofile.pdf [2] Acked-by: Krzysztof Kozlowski Reviewed-by: Yixun Lan Reviewed-by: Heinrich Schuchardt Signed-off-by: Guodong Xu Acked-by: Paul Walmsley --- v4: No change. v3: Added Acked-by from Krzysztof. v2: Fixed alphanumeric sorting of compatible strings, put x100 before x60, as per Krzysztof's feedback. Added reviewed-by from Yixun and Heinrich. Updated the commit message to provide more information about X100. --- Documentation/devicetree/bindings/riscv/cpus.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentat= ion/devicetree/bindings/riscv/cpus.yaml index d733c0bd534f..5feeb2203050 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -61,6 +61,7 @@ properties: - sifive,u7 - sifive,u74 - sifive,u74-mc + - spacemit,x100 - spacemit,x60 - thead,c906 - thead,c908 --=20 2.43.0