From nobody Sun Feb 8 05:40:39 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6425D35CB83 for ; Fri, 9 Jan 2026 13:44:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767966284; cv=none; b=cNJ+nry+9gnYUUAkhAVu+8fqJQOQ/iBiMTxPDFu7GR39V2IiDZNtQqvTbzp382QlctefKIKlJCUnxLzHzo3RzyQ4nYxxK4KzX0wcUdVBp1x0pUECvjqJ+Tnmu/yr7PPk+y+YX4kOSCrT1snGN41SaiDytL+aQT7SEs3kfuQEHBo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767966284; c=relaxed/simple; bh=pcjQxX4xwIbsnp3bNrSxgahevNMF2mF1M2M9A8g+HnE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qqCgXbOeIZEzt9AxY+XdAb4ZwYU2NQYTgI3FMbp7M1oOaIeInymRdbLFUfYEevZbHGBkx9Zf8kGNZpfiVzBFX2rBIQlG2w1LMsuN5VFtmdbzWwbkrM/nQpPYDNNFGUNak+PU2FklCVU5+OP4bNX/Y5ib2T/sJ0JgTrYHukLUBrE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NvkKJQTT; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NvkKJQTT" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-47d1d8a49f5so28483915e9.3 for ; Fri, 09 Jan 2026 05:44:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767966274; x=1768571074; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=7fOl8lMRZPoabFAeN7Y+8OmFxBmjdRvwrOInAYDDHms=; b=NvkKJQTTR6R3SS5lx9PkamCqEajWoDtgnt2y6ewWoY9g/vRJV0w3IuVKVHxkdnmFEP YtiGmbiK5uaPRaIB1jrjcXKQ1tDpiRdW4j/7ywD6lfKwmKhHWaXS9eL1oNKT41wbnriI cU2KZa98NrrJA/+NAul0wbivnLSpFiC4idh9FbC1ftYEPVS93WxGuqX3vRsZxJkGqYaD ETWpevszdOJ5sunlFlitRpm3IhLbV5Qn8xozKA0RyRoYTjCMkLVFvUSFqwGDbEmmR2dZ aQFPc8TpZwSEVjdYgPOcLZUyqrAvoT9DSSzS4MS5jUMDCux53mpHs5dH2VYNtRlheOjW TS8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767966274; x=1768571074; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=7fOl8lMRZPoabFAeN7Y+8OmFxBmjdRvwrOInAYDDHms=; b=c84Vq4bfvSJZvGp7Ydjws9n/nFEriszl6kxGtTsEhuW2qpDDE6QKzwE/ev8IOZ0myB kpURWATcBZq38oPzoAcdZntQAdKQm5ctG2RTr6JvqolUKjrLEKIw6EfvzIRbgQNhhLJM uwam4EU10k56lx7xXBakHPP7oXf3aT0qWR9NhW5RWKZK9ItrtS6W1ar7YRk7PLWugr8T Xfi/jv6Tt60RGxPuO6KBNvAIPwjnmes2f50WKk0sLgXzMf3t3eMB5a3ingfVUazUpGm/ VLsWJtmBq/0adOGQYZEUElhYKgLwbVLIaiXuRRxUtKhP8CHEj8PMHvU4NJRXA3oGyWUl dNuw== X-Gm-Message-State: AOJu0YwA4d5X3OudHDKwwbnmAa93HqY60RmvGkxOr8zeYNiwyuHEympe akfC+S+qVYnntvJ6KEdsTQsuU0cyCcb7AyQHwMmCAXQBKco2R7x7YzBg6DuuRg== X-Gm-Gg: AY/fxX71YVsbxlBi2L3722wE+8E9PNCk7vCLq8n7QDo/9TK98hmJQkM/jhvN1RAgPkD RHQon/hdyye9fNfPl99hzmLUZwMRhJF7lAGS6C6JDRas4GVt5PyWR8Z7QXP5xWnbaOVX//yqyTl tHr502vnf9v51krxhCDd2uOlfA1atffle5c+IWabrJ+3p6QYP6kyu1uuaNiaQifyLahBD4DJo3T Q4YN3cbS78UhHAM/Erz+RU/JgZ+s9xDSFEZlz8Yd2DevZqyRw+NSZzQmyGOA2n6VF/ngxG/jGzI 5jBZlABoonDQZol7/6B37cfy2h7y3x9T0EGEEPjZmDjyc+tXcvRJbgISqfUQzHfO4hosykGxkFI CVqKzzq+jVQuf8fcWcVgdNkA4zSpDppqjL40BVEEWBSdvXKmReN7MUkRWMlAQmgjA0SIw3NPm5j jEdBh+RQMcPCdQ8Vfh+GCpEBPxQ16zrXB+yEEaGdHSJoqRb85Vv0Fw5wAHCHsd+73J X-Google-Smtp-Source: AGHT+IHI1oIh/l+pNHhz+Cb7RCUFMB+k70iKC6Eky++cfANGCa9CRJhRrYYCxElFJ+VzNeg0ZGTPxg== X-Received: by 2002:a05:600c:a318:b0:479:2651:3f9c with SMTP id 5b1f17b1804b1-47d8d685db6mr46957855e9.14.1767966273440; Fri, 09 Jan 2026 05:44:33 -0800 (PST) Received: from localhost (brnt-04-b2-v4wan-170138-cust2432.vm7.cable.virginm.net. [94.175.9.129]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47d87166d0csm65661495e9.6.2026.01.09.05.44.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Jan 2026 05:44:32 -0800 (PST) From: Stafford Horne To: LKML Cc: Linux OpenRISC , Stafford Horne , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonas Bonn , Stefan Kristiansson , devicetree@vger.kernel.org Subject: [PATCH v3 3/6] openrisc: dts: Add de0 nano config and devicetree Date: Fri, 9 Jan 2026 13:43:54 +0000 Message-ID: <20260109134409.2153333-4-shorne@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20260109134409.2153333-1-shorne@gmail.com> References: <20260109134409.2153333-1-shorne@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The de0 nano from Terasic is an FPGA board that we use in the OpenRISC community to test OpenRISC configurations. Add a base configuration for the board that runs an OpenRISC CPU at 50Mhz with 32MB ram, UART for console and some GPIOs for LEDs and switches. There is an older version of this floating around that defines all of the hardware on the board including SPI's, flash devices, sram, ADCs etc. Eventually it would be good to get the full version upstream but for now I think a minimal board is good to start with. Link: https://openrisc.io/tutorials/de0_nano/ Link: https://github.com/olofk/de0_nano Signed-off-by: Stafford Horne --- Since v2: - Move leds block up to the top. - Remove unneeded "status" from gpio0. - Removed earlycon from de0-nano.dts. arch/openrisc/boot/dts/de0-nano-common.dtsi | 42 +++++++++++ arch/openrisc/boot/dts/de0-nano.dts | 54 ++++++++++++++ arch/openrisc/configs/de0_nano_defconfig | 79 +++++++++++++++++++++ 3 files changed, 175 insertions(+) create mode 100644 arch/openrisc/boot/dts/de0-nano-common.dtsi create mode 100644 arch/openrisc/boot/dts/de0-nano.dts create mode 100644 arch/openrisc/configs/de0_nano_defconfig diff --git a/arch/openrisc/boot/dts/de0-nano-common.dtsi b/arch/openrisc/bo= ot/dts/de0-nano-common.dtsi new file mode 100644 index 000000000000..02e329e28e33 --- /dev/null +++ b/arch/openrisc/boot/dts/de0-nano-common.dtsi @@ -0,0 +1,42 @@ +// SPDX-License-Identifier: GPL-2.0 + +#include +#include + +/ { + leds0: leds { + compatible =3D "gpio-leds"; + + led-heartbeat { + gpios =3D <&gpio0 0 GPIO_ACTIVE_HIGH>; + color =3D ; + function =3D LED_FUNCTION_HEARTBEAT; + linux,default-trigger =3D "heartbeat"; + label =3D "heartbeat"; + }; + }; + + memory@0 { + device_type =3D "memory"; + reg =3D <0x00000000 0x02000000>; + }; + + /* 8 Green LEDs */ + gpio0: gpio@91000000 { + compatible =3D "opencores,gpio"; + reg =3D <0x91000000 0x1>, <0x91000001 0x1>; + reg-names =3D "dat", "dirout"; + gpio-controller; + #gpio-cells =3D <2>; + }; + + /* 4 DIP Switches */ + gpio1: gpio@92000000 { + compatible =3D "opencores,gpio"; + reg =3D <0x92000000 0x1>, <0x92000001 0x1>; + reg-names =3D "dat", "dirout"; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "disabled"; + }; +}; diff --git a/arch/openrisc/boot/dts/de0-nano.dts b/arch/openrisc/boot/dts/d= e0-nano.dts new file mode 100644 index 000000000000..b5b854e7e8b4 --- /dev/null +++ b/arch/openrisc/boot/dts/de0-nano.dts @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: GPL-2.0 + +/dts-v1/; + +#include "de0-nano-common.dtsi" + +/ { + model =3D "Terasic DE0 Nano"; + compatible =3D "opencores,or1ksim"; + #address-cells =3D <1>; + #size-cells =3D <1>; + interrupt-parent =3D <&pic>; + + aliases { + uart0 =3D &serial0; + }; + + chosen { + stdout-path =3D "uart0:115200"; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu@0 { + compatible =3D "opencores,or1200-rtlsvn481"; + reg =3D <0>; + clock-frequency =3D <50000000>; + }; + }; + + /* + * OR1K PIC is built into CPU and accessed via special purpose + * registers. It is not addressable and, hence, has no 'reg' + * property. + */ + pic: pic { + compatible =3D "opencores,or1k-pic"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + + serial0: serial@90000000 { + compatible =3D "opencores,uart16550-rtlsvn105", "ns16550a"; + reg =3D <0x90000000 0x100>; + interrupts =3D <2>; + clock-frequency =3D <50000000>; + }; +}; + +&gpio1 { + status =3D "okay"; +}; diff --git a/arch/openrisc/configs/de0_nano_defconfig b/arch/openrisc/confi= gs/de0_nano_defconfig new file mode 100644 index 000000000000..bc63905f9cd8 --- /dev/null +++ b/arch/openrisc/configs/de0_nano_defconfig @@ -0,0 +1,79 @@ +CONFIG_SYSVIPC=3Dy +CONFIG_NO_HZ=3Dy +CONFIG_LOG_BUF_SHIFT=3D14 +CONFIG_BLK_DEV_INITRD=3Dy +# CONFIG_RD_GZIP is not set +# CONFIG_RD_LZMA is not set +# CONFIG_RD_LZO is not set +# CONFIG_RD_LZ4 is not set +# CONFIG_RD_ZSTD is not set +CONFIG_EXPERT=3Dy +# CONFIG_EPOLL is not set +# CONFIG_TIMERFD is not set +# CONFIG_EVENTFD is not set +# CONFIG_AIO is not set +CONFIG_BUILTIN_DTB_NAME=3D"de0-nano" +# CONFIG_FPU is not set +CONFIG_HZ_100=3Dy +# CONFIG_BLOCK is not set +CONFIG_SLUB_TINY=3Dy +# CONFIG_COMPAT_BRK is not set +# CONFIG_VM_EVENT_COUNTERS is not set +CONFIG_NET=3Dy +CONFIG_UNIX=3Dy +CONFIG_UNIX_DIAG=3Dy +CONFIG_INET=3Dy +CONFIG_IP_MULTICAST=3Dy +CONFIG_INET_UDP_DIAG=3Dy +CONFIG_INET_RAW_DIAG=3Dy +CONFIG_INET_DIAG_DESTROY=3Dy +# CONFIG_IPV6 is not set +CONFIG_DEVTMPFS=3Dy +CONFIG_DEVTMPFS_MOUNT=3Dy +# CONFIG_PREVENT_FIRMWARE_BUILD is not set +# CONFIG_FW_LOADER is not set +# CONFIG_INPUT is not set +# CONFIG_SERIO is not set +# CONFIG_VT is not set +# CONFIG_LEGACY_PTYS is not set +CONFIG_SERIAL_8250=3Dy +CONFIG_SERIAL_8250_CONSOLE=3Dy +CONFIG_SERIAL_OF_PLATFORM=3Dy +# CONFIG_HW_RANDOM is not set +CONFIG_PPS=3Dy +CONFIG_GPIO_SYSFS=3Dy +# CONFIG_GPIO_SYSFS_LEGACY is not set +CONFIG_GPIO_GENERIC_PLATFORM=3Dy +# CONFIG_HWMON is not set +# CONFIG_USB_SUPPORT is not set +CONFIG_NEW_LEDS=3Dy +CONFIG_LEDS_CLASS=3Dy +CONFIG_LEDS_GPIO=3Dy +CONFIG_LEDS_TRIGGERS=3Dy +CONFIG_LEDS_TRIGGER_TIMER=3Dy +CONFIG_LEDS_TRIGGER_ONESHOT=3Dy +CONFIG_LEDS_TRIGGER_HEARTBEAT=3Dy +CONFIG_LEDS_TRIGGER_CPU=3Dy +CONFIG_LEDS_TRIGGER_ACTIVITY=3Dy +CONFIG_LEDS_TRIGGER_GPIO=3Dy +CONFIG_LEDS_TRIGGER_DEFAULT_ON=3Dy +CONFIG_LEDS_TRIGGER_TRANSIENT=3Dy +CONFIG_LEDS_TRIGGER_PANIC=3Dy +CONFIG_LEDS_TRIGGER_NETDEV=3Dy +CONFIG_LEDS_TRIGGER_PATTERN=3Dy +CONFIG_LEDS_TRIGGER_TTY=3Dy +# CONFIG_VIRTIO_MENU is not set +# CONFIG_VHOST_MENU is not set +# CONFIG_DNOTIFY is not set +CONFIG_TMPFS=3Dy +# CONFIG_XZ_DEC_X86 is not set +# CONFIG_XZ_DEC_POWERPC is not set +# CONFIG_XZ_DEC_ARM is not set +# CONFIG_XZ_DEC_ARMTHUMB is not set +# CONFIG_XZ_DEC_ARM64 is not set +# CONFIG_XZ_DEC_SPARC is not set +# CONFIG_XZ_DEC_RISCV is not set +CONFIG_PRINTK_TIME=3Dy +# CONFIG_DEBUG_MISC is not set +# CONFIG_FTRACE is not set +# CONFIG_RUNTIME_TESTING_MENU is not set --=20 2.51.0