From nobody Tue Feb 10 05:26:37 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2DB4E35966 for ; Fri, 9 Jan 2026 02:12:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767924729; cv=none; b=AnycOpQHzQlJpxifmd0TAQ+bteGUGchRJfbJXwaTyrHCvofroucWfFW5Z8tyqOlWJa0UW2JmYn+KlMxFAsaZPx8VHNdUYiHjofTjYd+8oioXtobmSnWN8UqFVoPefuk9PxeN7LSahLl+w5IrrUXVsbcHKQWtqtDDSZY8yXidVZw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767924729; c=relaxed/simple; bh=6VY87t9VghiDLhppTTyGc/EGkt+kVJvSCivK71N+61o=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=YdTTP5Qyrjg7RqrLLSWGAksw3Wfy3cuDHEpQoW4xeMprMeJKmqWzbTtxHUMo3hMq0GgdQEkPpb3jDUFHMmuwCWsqe0OTjHOQi3aiT/UANcHqq+VfkUs6vXfQcyjRRTbk/EA6B5mDkHmAbztMY2fyLC0RKPdpHKHwiJ+EnqNBED0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=L7AIir4P; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=a3UHkiqm; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="L7AIir4P"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="a3UHkiqm" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 608MpeWM3393674 for ; Fri, 9 Jan 2026 02:12:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=+nWc4h1iM5D mFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=L7AIir4POjTyxQCYaktvTprAb2n aN6m50RPWJ1AHDfXQTZ9rLkBwVX78uejRA5LSdTgxNJ7JjDxrehmLoqHfR1FMEBH r8zMv+MGJJeHrDfEiv8MCnTORPFMdYq7rWW+ocwh0i4DDlTSeFqDMEwhglRBGDpA mYWmNyx75TxOn01MKDZqbJEaQtoHGbSjL4UNuqcyv4W+xTRbneS5GMq+D+b9+OMU iOaveqW9n5myQ7pn1bJTGbC4GifULfU6ECSqg4MRUOFr2cnWs6cvYEM8KsZ4bIg9 8+glFFFTAtsp+Zky9B9czk0ndOJ3zmONgpyb2itMw5/VwnOlXag8J3tf/CQ== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bjfejsmw9-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 09 Jan 2026 02:12:07 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2b0751d8de7so4743221eec.1 for ; Thu, 08 Jan 2026 18:12:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1767924726; x=1768529526; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+nWc4h1iM5DmFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=a3UHkiqmSlJ5m6raNf0Yme6qkRSRzp9uD7bO6EMExFmo85uyKmXZPJStGSXE2TIJA3 sffkXgKK3v5tV1WcI0OYjdTP14R1zykFSNTtQke9yu3+ZbDOXM1sOzPlTuYqpLplCVQh fBn2yubmKLCRzlfMKt5dKD7RBaarBmj9ZBn23LEUC1Z/7vKvBUvTEn5ywmcuewfqB/C2 HfQRWHvmnhqVs9ygcW0iCQ0WJJOipcDFH0U+LlwjCq4RQlxjW6pArYuLgmlg2yJjrc9i mJ3c8PwfHbKsg0Q9obano8NpaWW8QOSNYIeaaoca4r3X4s605or1qf0agIaWdXmGCXyZ XWWg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767924726; x=1768529526; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=+nWc4h1iM5DmFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=IkPt0SxJun6lCe9s1STY4pEQLmvZ1mu3BUrfNEOihylnTGTS2nIvfBBo5XjVG2GLIe 3yiw5fHighiXrtHJhaVBKEEUVNTZzVsIlNSCrn+wiRvmq5hGzAtfJh6lTIKu2CmHvShQ 9urNv+ntERsQnVqZ5W1bny2wmCmF7M8Hsdwa7qzoN0KCZkCT/RVJ7IVburrE52EW2ftF KD+6w2EX7FJ6rHe4jY9Y7jjIr2LY1u/orTmB/IPd34cH5GIV+/NAxB2v1Z6TvvkFPEOS 4LEsNlvK1ZFe8Y6srr0mhR94N25NMUZ+d0klrzF7MdR6sjAvg9h7DzuXUgmARYxxv25F 0rug== X-Forwarded-Encrypted: i=1; AJvYcCXOreTFtdp5/fZkie2TVCG8zzpAOWyJB9i3sKrVnNEX9aNkvY9nuJ7otI4j0487WROC6BSOmM0b5UB3XxU=@vger.kernel.org X-Gm-Message-State: AOJu0YwZeOG8puWx4h+XOl6yqAXOtNmHfEUaw9Xm2yWzUCpbclNEbqJh i2NGl1FdwIrDvgJoDfmZjk/UsjTg7O4QrAU182N5VrSe4nv9evtJizX7r5u1Z/gswm1eGZmQau8 7x+RZSxj0B9KI6Ru020p6AR4X4X7WeRNcEy3dPAKw92zc5dgmUa5GhFLjVUcg0/fKD8A= X-Gm-Gg: AY/fxX5zmiHcO6hYjivu70ZLrcUivZrybfZzYwhGbPVXtCoOqCnXK8h/dcdMXSFjTbE OM1916G5VpP1yw69/plEzRD4QPDud09ZdynLwjZ5WfGScEtS8pTLgUumQKJdraiFLYZSshwAuTu KaCbKnCnI72w01lCdp57xDlLe4DkdemmdQVZL0lJZAJ4KusOeuAQHVR+3Rv8opT11fjWLchKEIP dXUK+KGPW0CSzxsL8L2exB1xOhIxyGiIPNtVOtom+/6MQrGXEwT/qA/CKdk6+Ov9ktGZCc2HJ53 0enmd0zlVP4nfrsSokVu8tfVQ6y3hIFN2ELZB9zBFVdvSPdPiwYZE9bgXd6fzJz862putwoXG1S eKCnvI/Q93QTpEgYWX/VpriCGvIMRXjLtYuCo8oEtc4W2WReqsRTUTSV3VoHaXI9f X-Received: by 2002:a05:7300:8aa4:b0:2a4:3592:c612 with SMTP id 5a478bee46e88-2b17d2d6606mr4790660eec.35.1767924726011; Thu, 08 Jan 2026 18:12:06 -0800 (PST) X-Google-Smtp-Source: AGHT+IFgy6sYHhmXV0R+HsajFHl/JVX2fDprTnrm3I/yjxtsb+PByjDHZjVHQYgqLNx+6k5UNumKGw== X-Received: by 2002:a05:7300:8aa4:b0:2a4:3592:c612 with SMTP id 5a478bee46e88-2b17d2d6606mr4790641eec.35.1767924725322; Thu, 08 Jan 2026 18:12:05 -0800 (PST) Received: from hu-songchai-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b1707d76aasm9459111eec.33.2026.01.08.18.12.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 18:12:04 -0800 (PST) From: Songwei Chai To: andersson@kernel.org, alexander.shishkin@linux.intel.com, mike.leach@linaro.org, suzuki.poulose@arm.com, james.clark@arm.com, krzk+dt@kernel.org, conor+dt@kernel.org Cc: Songwei Chai , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, coresight@lists.linaro.org, devicetree@vger.kernel.org, gregkh@linuxfoundation.org, Rob Herring Subject: [PATCH v10 1/7] dt-bindings: arm: Add support for Qualcomm TGU trace Date: Thu, 8 Jan 2026 18:11:35 -0800 Message-Id: <20260109021141.3778421-2-songwei.chai@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260109021141.3778421-1-songwei.chai@oss.qualcomm.com> References: <20260109021141.3778421-1-songwei.chai@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: yI2xBD5gRKPwIfKRVk35WJQyivZmPLkB X-Proofpoint-GUID: yI2xBD5gRKPwIfKRVk35WJQyivZmPLkB X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTA5MDAxMiBTYWx0ZWRfX/v4WhvBxPcId 1OBGiejxYj8/271aR8lPggWnIr92YvfPPtsdCJuZkqUPuHlAE+DtMSUMzHRU+EjwMEOTN4pTXfQ XRi4VnSHfJdB23a4Xc7rnyCreEAsXvHwl2uQ1Rb/MMtiweoZAnT5+wSBGxzb8G78zGOBmgwd4aZ KZQQoENMqaoE3DWG/9SjLbX94aYva3exD80QA61igNKVThDEPJSblNXuJA62omUi2i8Gi+QiEVP 4hOCXBZgLVcjA5x+a0+CT/gdgvh+AG202UZzXavagL9tshAeD4QOnDesZVKUSUBZUJ+J3GQJSxH 3kgTZJ/fQFX3xtQey/nHmtiLSPN5lXfJU6yp+pSl9fiQKzj11HFHtZb3/zi5JKy+8+j87TTT4Sf 2Zou5soeTNd0GT+Mqn6rdz/rTuFSepE4Zek+cLhwld/cMS1NT4oUhGGdATJOJ/MNK11E9l/YemX GVfz0T5g0lvzyUF2z6g== X-Authority-Analysis: v=2.4 cv=ZfAQ98VA c=1 sm=1 tr=0 ts=696063f7 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=N3VNWiZ0WD7Ir0aJMQYA:9 a=bBxd6f-gb0O0v-kibOvt:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-09_01,2026-01-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 spamscore=0 bulkscore=0 clxscore=1015 lowpriorityscore=0 adultscore=0 suspectscore=0 impostorscore=0 phishscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601090012 Content-Type: text/plain; charset="utf-8" The Trigger Generation Unit (TGU) is designed to detect patterns or sequences within a specific region of the System on Chip (SoC). Once configured and activated, it monitors sense inputs and can detect a pre-programmed state or sequence across clock cycles, subsequently producing a trigger. TGU configuration space offset table x-------------------------x | | | | | | Step configuration | | space layout | coresight management | x-------------x | registers | |---> | | | | | | reserve | | | | | | |-------------------------| | |-------------| | | | | priority[3] | | step[7] |<-- | |-------------| |-------------------------| | | | priority[2] | | | | | |-------------| | ... | |Steps region | | priority[1] | | | | | |-------------| |-------------------------| | | | priority[0] | | |<-- | |-------------| | step[0] |--------------------> | | |-------------------------| | condition | | | | | | control and status | x-------------x | space | | | x-------------------------x |Timer/Counter| | | x-------------x TGU Configuration in Hardware The TGU provides a step region for user configuration, similar to a flow chart. Each step region consists of three register clusters: 1.Priority Region: Sets the required signals with priority. 2.Condition Region: Defines specific requirements (e.g., signal A reaches three times) and the subsequent action once the requirement is met. 3.Timer/Counter (Optional): Provides timing or counting functionality. Add a new tgu.yaml file to describe the bindings required to define the TGU in the device trees. Reviewed-by: Rob Herring (Arm) Signed-off-by: Songwei Chai --- .../devicetree/bindings/arm/qcom,tgu.yaml | 92 +++++++++++++++++++ 1 file changed, 92 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/qcom,tgu.yaml diff --git a/Documentation/devicetree/bindings/arm/qcom,tgu.yaml b/Document= ation/devicetree/bindings/arm/qcom,tgu.yaml new file mode 100644 index 000000000000..5b6a58ebe691 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/qcom,tgu.yaml @@ -0,0 +1,92 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +# Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/qcom,tgu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Trigger Generation Unit - TGU + +description: | + The Trigger Generation Unit (TGU) is a Data Engine which can be utilized + to sense a plurality of signals and create a trigger into the CTI or + generate interrupts to processors. The TGU is like the trigger circuit + of a Logic Analyzer. The corresponding trigger logic can be realized by + configuring the conditions for each step after sensing the signal. + Once setup and enabled, it will observe sense inputs and based upon + the activity of those inputs, even over clock cycles, may detect a + preprogrammed state/sequence and then produce a trigger or interrupt. + + The primary use case of the TGU is to detect patterns or sequences on a + given set of signals within some region to identify the issue in time + once there is abnormal behavior in the subsystem. + +maintainers: + - Mao Jinlong + - Songwei Chai + +# Need a custom select here or 'arm,primecell' will match on lots of nodes +select: + properties: + compatible: + contains: + enum: + - qcom,tgu + required: + - compatible + +properties: + compatible: + items: + - const: qcom,tgu + - const: arm,primecell + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: apb_pclk + + in-ports: + $ref: /schemas/graph.yaml#/properties/ports + additionalProperties: false + + properties: + port: + description: + The port mechanism here ensures the relationship between TGU and + TPDM, as TPDM is one of the inputs for TGU. It will allow TGU to + function as TPDM's helper and enable TGU when the connected + TPDM is enabled. + $ref: /schemas/graph.yaml#/properties/port + +required: + - compatible + - reg + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + tgu@10b0e000 { + compatible =3D "qcom,tgu", "arm,primecell"; + reg =3D <0x10b0e000 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tgu_in_tpdm_swao: endpoint{ + remote-endpoint =3D <&tpdm_swao_out_tgu>; + }; + }; + }; + }; +... --=20 2.34.1