From nobody Tue Feb 10 09:57:16 2026 Received: from AS8PR04CU009.outbound.protection.outlook.com (mail-westeuropeazon11011030.outbound.protection.outlook.com [52.101.70.30]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BA92B3590C6; Fri, 9 Jan 2026 09:22:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.70.30 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950583; cv=fail; b=fxl7KByO07KxLXDSb+H/t7iprtg2vqq6MDFBKnO9n13GA/uHmzLKJqMYJxhQ8dEAGaw6ye7WB603WZhqhbsT/jRN40Jg0wZzwObsCqyfbfb93Uc6Fm3bqhPbG0GCUgBlubfcE/ubPNws2/Wb7i2/pjcWjh6g2jJzWiZlNCTHpys= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950583; c=relaxed/simple; bh=MnY+VvMpbeq/dNPNDDUXLvtIr6G8wJAfuZgLd+sRgPo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=ODufDWEDY7wuicQWIYCPO2beDZOrvN4/02ECWHBJCM0f1GnPUeXFRTcyAcyi5joCK8Pm+doioshYzu3Hxk+C2QQ0otat0EGE5GwuV8Pyk27oRwi4MNfX/f9GJIvfWS4UES9PntcdlAzyLFV+QdY6WayNswyH1xLOCxSPVFBvs4g= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=dqmSd7LJ; arc=fail smtp.client-ip=52.101.70.30 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="dqmSd7LJ" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=UoIeg2tYr9cMqxZXj892JpLmiX5iEqPs0kPOhjaFvRZF4yuXsgXNrvFXWDdAkcj5BGpGAItUsIT2CAdKB/eiabQckJq/s1nqH8zFaIDqrmYc6xZXUqJ3JCbt9wsDp32vhefEQN59/hiZrwAOu2mE6tb9Ev38oTqh2lie8PNu3ivI6Jldr+3ygv2DCIFKu8nzRnYbLAH+ETv7zIyAdXOD6SxdabuG9XTLQXAC//3A8pWoN9WtMXJhtJsg+OZ74OM4pGfujB6g+0OsOzAI/yXBJmVp/57nddtuB/X0/pN4DoJGA6gkTFh46XstBHCwt/b6BeEvWx3/XrxL7PxxY0Bb1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/v7Wc+CiB5AicWEesw07ipFfLSOnijhp/pWCD6xdAlU=; b=l9e7wG85QxydhyL70IfDM8XNxqLR1yZ/zCSZ2GNw/b/LKdjhZCPLwSWOTEKgPWc1PttoYbN5E65Useo2lJz2vJwQ1ihtXXlPj7D1cAS5EdSdHz20QoTXYGDW2xtgw3D8y+OvzQwlrflRK/7Oe7kvbxSlfVqv2MXgGxOiYfP3uhY5r2M10zeARKEIrrD/jTgaR+zJ9J1kUuOTqWo+oFhCJSbsOOVBcAMfAzxw9GO5X6OSmJqfdp7u7DqxIlzgmQ/RuPrC6c5iQvKGiETvNfSS8VTZOwtN0QNipFWJsqNmZY84TZkhhdHVM6xNRSq/MJA/eHhOOGl5eJR6bLWuJscucw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=st-md-mailman.stormreply.com smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/v7Wc+CiB5AicWEesw07ipFfLSOnijhp/pWCD6xdAlU=; b=dqmSd7LJO2yIZnROOLnbySk1Yhj6U/A85PCtu6eS8FAN1rVBF1OkPgrWSoSs/5mAp/E5J/nSY/0Z5/MbOs7jhABSy2pub62yTsyc116qHyHr5LXKVV7zqfA5kcQBQQdOgoCSPAGaljN44TqVytfGL/EPYArvKmJHNMONa3gQ2t3CYIOrlFQmUbkht6MkxPricLBFS0psyP4jiEHua8NYvRrRD5ziev9/zkKcHVhPnkLS3yJc+A4Fcw8yIo8l4kk0Qv8hB0n8ADMwyMJVjVbVm7ACRUex4LnsxF2CPJgvdEyLY8sWPRF8EJah3Kv3UbJ3jzo9HfUPac7WhPswHuWoww== Received: from DU7PR01CA0011.eurprd01.prod.exchangelabs.com (2603:10a6:10:50f::14) by DU4PR10MB8722.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:56c::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.4; Fri, 9 Jan 2026 09:22:51 +0000 Received: from DU6PEPF00009528.eurprd02.prod.outlook.com (2603:10a6:10:50f:cafe::c6) by DU7PR01CA0011.outlook.office365.com (2603:10a6:10:50f::14) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.4 via Frontend Transport; Fri, 9 Jan 2026 09:23:00 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DU6PEPF00009528.mail.protection.outlook.com (10.167.8.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Fri, 9 Jan 2026 09:22:50 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:24:07 +0100 Received: from localhost (10.252.25.201) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:22:50 +0100 From: Patrice Chotard Date: Fri, 9 Jan 2026 10:22:49 +0100 Subject: [PATCH v4 5/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics mp15 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260109-upstream_uboot_properties-v4-5-75e06657c600@foss.st.com> References: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> In-Reply-To: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU6PEPF00009528:EE_|DU4PR10MB8722:EE_ X-MS-Office365-Filtering-Correlation-Id: 4c2a098c-1750-4972-b41b-08de4f60a96b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|36860700013|1800799024|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?B?cGUwcGpoSWp6aEt6LzVxQzlOUlJjOWNkWmJwNTBaRkhQYnZXSTloTXRvMXl0?= =?utf-8?B?K05vZjlpdUYyQkpoS0U5WEZsVkttRWhQMzFSWGRhWkpQbXE1RWtBMU9mS0lM?= =?utf-8?B?TnFZc3RJL2NSVEorUTYxdW1TVGt3OWh2dmcxZWNBYVhuODJQMFJEUkI4Yjgz?= =?utf-8?B?TEVKV09aTVpHS3NEYkJzTktQSDIwSUFpVUpFZW03NFdtOWtSL29yVTVqaTNJ?= =?utf-8?B?WjlPQXRKbmJra1FONjg0MllNTzNKUXRGNjNTYlIrL214THNVYzQ1b0hNVWtZ?= =?utf-8?B?UUQrbjdMelJjK1lMTnhYYWMwY25vWUdPUnpPZW1qTFBtMWxVNEpqcklneW5D?= =?utf-8?B?WnVJbmtvYnB1MG01SlNDZ3ZZUTNMTTFjang0eHQyVHh1dXFJbVIyWThwSTBl?= =?utf-8?B?MmlKY1ZMM1VycnViY29zSHRtMGtLaCtPMzN3TUdWTGc3VEtxMWdRd2NGczh0?= =?utf-8?B?SkY2MkxkdkxHaGlDQzh3S0VlS21vS0R6VFZQVWtFZkx6cUUvUVo4dERFcDJV?= =?utf-8?B?cG9UZDZqU3ozZkh1dXJtclBCU0xoV2FzdjMvWG9lejVuVnNMR2hkazRzQWdQ?= =?utf-8?B?OWdvdUphT1hPMDlVNlYwTTVsT0c5RkJuV0dJZHJFcHBYOUJLcXFINDhDVTl6?= =?utf-8?B?SUh0WXUyMjRqNU1ZdHRqeTlDckhoeS81N0hEMmNBc3g5MzZNOUJmWTJoOHJJ?= =?utf-8?B?TFA5V1FpUmhIY0dZMllicmU1SjB2ak1wWG4rdjVMd0w0WElUR1lqODFld1hk?= =?utf-8?B?QVFqSDNGSFRYVW5MdWI0NmRjcmx3K2FvSU4rb2J0bW1RNlZNaDJETHNMVy81?= =?utf-8?B?ZmFUcFJXMkhiQ1c3YlBZT1d4QWtRdmhRRHlwa0tZSEN6RWVlY0xtY1Z2bEkv?= =?utf-8?B?UFFDeGd1aHl5blZJNHRpWk41cXl2K3Y5OUNqU2tLRjNHMTY2eEFXTmN1ektz?= =?utf-8?B?WWo3clVpYk5adGlLaGExaW9EanIwb25YOGtTdEtrN05BMmxXQ3VWNDFOeW5q?= =?utf-8?B?V3hpZjNnNm52dHJ0ajRCdlZ0VFBjRUQrYkxhMllXSWduOFdXemFFdVU3ZFo4?= =?utf-8?B?VHNuWnRxTWlLK2RBcjRVQ3BSWS81MWp3ZDEyNnM1MXdId2tya01IWXp4NnlE?= =?utf-8?B?R1VPWVprYUxhd0p1RjU3bTZiVTk4SFNDUE1vdllUMUFYSFA0Z2E3elRSU2Fy?= =?utf-8?B?Zlp0d1RiM3VETU1KeGpFVGdqeDNONzJjUXYrRGp3VlR2SnMyUC9ydFdLa0F2?= =?utf-8?B?MUZTQVBZeE5DdVgxa1RuTHRBcEVaRFBDVEdzN2lndjNYNk45eGNUUEZMdXlR?= =?utf-8?B?b3kvc0p6Z1UyTWZZbExLclJ3ZFhRZGRSSER3cGUyd29PTm5vQStiMHE3bW8r?= =?utf-8?B?NnJRa1B3NWg5UmFyaXUvSVZScUE0QWN4YnJXRm96VGVLNHF5eXlzMmpYRHhR?= =?utf-8?B?Z1liTi8wdjIxNmwrbW9LRHBOMGpzZVVRLzdFVVA0Vi9peFEzc2taZDd3NXFB?= =?utf-8?B?cjNmRUNqVzd6cXg5MDBIRXNiaDFWUDBJVm92RlJvYTlvYnNvMWdvRCszZVZq?= =?utf-8?B?dWFUUDRDZ1oydmtLaDhpQzNVaVFPQzQ4RjkxTUNOVGVIS1V3cnY2N2FoeGNJ?= =?utf-8?B?TGJBeEkyWXNKRlowT2Qvb1VFWk1XeTQ1REMvWkQ2c3lYemd1dmw2YUt0TUVt?= =?utf-8?B?R3RpdGZ5RCt0c08zRWtORk1tc0dMakhXanc4dzYzUmMzWFNGTFYvYzhWcGNL?= =?utf-8?B?cVg3OTJ2WHBsY3lhTHBxS1FReXVJRnk0WFRINFdlaTFMS3pxcGpzV3VXdWtX?= =?utf-8?B?c1FGeEVWVUtpcWZhSGxEMlNzWnBJa3Zwa1duRjR5aGJNdGlPeC8rdlpKaVpV?= =?utf-8?B?OU1ZaGIxSEpDeW9xSkxEY00zN0VVNDBrRkJubUsyMXN2RzRZWXlBMXZGQTdx?= =?utf-8?B?cDBJVnJYbXdjUXNmbk9wcnlzVk44OHk4RElnZkNncWE2eXJyTkhGcFFPWGlI?= =?utf-8?B?K0pBUmJEOEY2QjFrNXVVQjNaeHNUMXlWdU1WeTJVZHJpUHVrNEx6NWk4NDFj?= =?utf-8?B?ck12dHpDaEN4eG42d01aT2o2U2Q0bUhzRzE3NndoY1VLdVkvbitDaHgvUHVo?= =?utf-8?Q?D6ps=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(36860700013)(1800799024)(82310400026);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 82fyded2gJfGQJkPUKgRi/c5ABGCFZ7J1a1u3cRky8VtUe/uP7nHaRxzvLjnvxwtb635FQNES0ZbNmSBHQD+/wpoDbug6FsFLZno1ExSyRmfyHnpoRnjyMrCT87+sza6CxZt3/09rfNcbbl+YnuI0hAfh9J26paHsCsG3nBxy/1cb4fS6rXoJsKJFMyK0U9A4I5FNYbi0HMZTcUXYDNh4ZkrBvSjTiABq/YPBE5IxAzxkCyzhISoHrq/03zVdgHyfrIB4NZEc28a1U5a6jhlWOT+yoh46VMPuBr3RpmS4bT+7G7O3Cf9HEPKggTCCXII8fDQdoiyyrW7I1g22gkP76hCFq7X3pgpKqEh5ce99g7UVZThvK1no8kAOnPSeHC9sD5XdWCE1EK/dms9bc12jZyFx4dB8p7C8III+zBgTXq+3X/NgzEPfUxF5qz7pmiAbjrEMxNl6z7b85Yrx+tv1otTfmpKMJXGfGkSfeSAPoX7Bbgnby9wTDUlL8lWCq+YNwdaZ5BCEsha6sX+UFWFa2fvBI0I0Xm6f4Wjtan96nkCS+pkWAUoQWcRAshgvL5nzdKzZkGQLZX0wHzbiWGvX19eI2jVVQdN1p19uQ7DZ83k5FsgY1ySdLUl5mq4FIYAyfBKusfo8Hl9PASN2JDeqFnXjaT1ons91vZMf3lntj0V6UxwWEknFhEjYiS9Vf+k X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jan 2026 09:22:50.9903 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4c2a098c-1750-4972-b41b-08de4f60a96b X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF00009528.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR10MB8722 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32mp15-scmi.dtsi | 2 + arch/arm/boot/dts/st/stm32mp151.dtsi | 29 +++++++++++++ arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts | 14 +++++++ arch/arm/boot/dts/st/stm32mp157a-dk1.dts | 43 +++++++++++++++++++ arch/arm/boot/dts/st/stm32mp157c-dk2.dts | 43 +++++++++++++++++++ arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts | 14 +++++++ arch/arm/boot/dts/st/stm32mp157c-ed1.dts | 60 +++++++++++++++++++++++= ++++ arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts | 25 +++++++++++ arch/arm/boot/dts/st/stm32mp157c-ev1.dts | 36 ++++++++++++++++ 9 files changed, 266 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi b/arch/arm/boot/dts/s= t/stm32mp15-scmi.dtsi index 98552fe45d4e..4bac528e07e3 100644 --- a/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi @@ -13,6 +13,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-some-ram; }; =20 scmi: scmi { @@ -20,6 +21,7 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-some-ram; =20 scmi_clk: protocol@14 { reg =3D <0x14>; diff --git a/arch/arm/boot/dts/st/stm32mp151.dtsi b/arch/arm/boot/dts/st/st= m32mp151.dtsi index b1b568dfd126..7abee7ce0580 100644 --- a/arch/arm/boot/dts/st/stm32mp151.dtsi +++ b/arch/arm/boot/dts/st/stm32mp151.dtsi @@ -33,6 +33,7 @@ arm-pmu { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-some-ram; }; =20 intc: interrupt-controller@a0021000 { @@ -54,34 +55,41 @@ timer { }; =20 clocks { + bootph-all; + clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <24000000>; + bootph-all; }; =20 clk_hsi: clk-hsi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <64000000>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_lsi: clk-lsi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32000>; + bootph-all; }; =20 clk_csi: clk-csi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <4000000>; + bootph-all; }; }; =20 @@ -122,6 +130,7 @@ soc { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges; + bootph-all; =20 ipcc: mailbox@4c001000 { compatible =3D "st,stm32mp1-ipcc"; @@ -142,11 +151,13 @@ rcc: rcc@50000000 { reg =3D <0x50000000 0x1000>; #clock-cells =3D <1>; #reset-cells =3D <1>; + bootph-all; }; =20 pwr_regulators: pwr@50001000 { compatible =3D "st,stm32mp1,pwr-reg"; reg =3D <0x50001000 0x10>; + bootph-all; =20 reg11: reg11 { regulator-name =3D "reg11"; @@ -354,6 +365,7 @@ ltdc: display-controller@5a001000 { clocks =3D <&rcc LTDC_PX>; clock-names =3D "lcd"; resets =3D <&rcc LTDC_R>; + bootph-some-ram; status =3D "disabled"; }; =20 @@ -364,6 +376,7 @@ iwdg2: watchdog@5a002000 { clock-names =3D "pclk", "lsi"; interrupts-extended =3D <&exti 46 IRQ_TYPE_LEVEL_HIGH>; wakeup-source; + bootph-all; status =3D "disabled"; }; =20 @@ -404,6 +417,8 @@ bsec: efuse@5c005000 { reg =3D <0x5c005000 0x400>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; + part_number_otp: part-number-otp@4 { reg =3D <0x4 0x1>; }; @@ -1876,6 +1891,7 @@ pinctrl: pinctrl@50002000 { ranges =3D <0 0x50002000 0xa400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioa: gpio@50002000 { gpio-controller; @@ -1885,6 +1901,7 @@ gpioa: gpio@50002000 { reg =3D <0x0 0x400>; clocks =3D <&rcc GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -1896,6 +1913,7 @@ gpiob: gpio@50003000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -1907,6 +1925,7 @@ gpioc: gpio@50004000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1918,6 +1937,7 @@ gpiod: gpio@50005000 { reg =3D <0x3000 0x400>; clocks =3D <&rcc GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -1929,6 +1949,7 @@ gpioe: gpio@50006000 { reg =3D <0x4000 0x400>; clocks =3D <&rcc GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -1940,6 +1961,7 @@ gpiof: gpio@50007000 { reg =3D <0x5000 0x400>; clocks =3D <&rcc GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -1951,6 +1973,7 @@ gpiog: gpio@50008000 { reg =3D <0x6000 0x400>; clocks =3D <&rcc GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -1962,6 +1985,7 @@ gpioh: gpio@50009000 { reg =3D <0x7000 0x400>; clocks =3D <&rcc GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -1973,6 +1997,7 @@ gpioi: gpio@5000a000 { reg =3D <0x8000 0x400>; clocks =3D <&rcc GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; =20 @@ -1984,6 +2009,7 @@ gpioj: gpio@5000b000 { reg =3D <0x9000 0x400>; clocks =3D <&rcc GPIOJ>; st,bank-name =3D "GPIOJ"; + bootph-all; status =3D "disabled"; }; =20 @@ -1995,6 +2021,7 @@ gpiok: gpio@5000c000 { reg =3D <0xa000 0x400>; clocks =3D <&rcc GPIOK>; st,bank-name =3D "GPIOK"; + bootph-all; status =3D "disabled"; }; }; @@ -2006,6 +2033,7 @@ pinctrl_z: pinctrl@54004000 { ranges =3D <0 0x54004000 0x400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioz: gpio@54004000 { gpio-controller; @@ -2016,6 +2044,7 @@ gpioz: gpio@54004000 { clocks =3D <&rcc GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; }; diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157a-dk1-scmi.dts index 847b360f02fc..f721c398e576 100644 --- a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts @@ -85,3 +85,17 @@ &rng1 { &rtc { clocks =3D <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>; }; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1.dts b/arch/arm/boot/dts/s= t/stm32mp157a-dk1.dts index 0da3667ab1e0..c4581e28504a 100644 --- a/arch/arm/boot/dts/st/stm32mp157a-dk1.dts +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1.dts @@ -23,3 +23,46 @@ chosen { stdout-path =3D "serial0:115200n8"; }; }; + +&i2c4 { + bootph-all; +}; + +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + +&pmic { + bootph-all; +}; + +&sdmmc1 { + bootph-pre-ram; +}; + +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts b/arch/arm/boot/dts/s= t/stm32mp157c-dk2.dts index 1ec3b8f2faa9..4fc670bb4cb0 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-dk2.dts @@ -79,6 +79,17 @@ touchscreen@38 { }; }; =20 +&i2c4 { + bootph-all; +}; + +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + <dc { status =3D "okay"; =20 @@ -93,6 +104,10 @@ ltdc_ep1_out: endpoint@1 { }; }; =20 +&pmic { + bootph-all; +}; + &rtc { pinctrl-names =3D "default"; pinctrl-0 =3D <&rtc_rsvd_pins_a>; @@ -103,6 +118,20 @@ rtc_lsco_pins_a: rtc-lsco-0 { }; }; =20 +&sdmmc1 { + bootph-pre-ram; +}; + +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + /* Wifi */ &sdmmc2 { pinctrl-names =3D "default", "opendrain", "sleep"; @@ -127,6 +156,20 @@ brcmf: wifi@1 { }; }; =20 +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + /* Bluetooth */ &usart2 { pinctrl-names =3D "default", "sleep", "idle"; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157c-ed1-scmi.dts index 6f27d794d270..00d4855f9a85 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts @@ -90,3 +90,17 @@ &rng1 { &rtc { clocks =3D <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>; }; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts b/arch/arm/boot/dts/s= t/stm32mp157c-ed1.dts index f6c478dbd041..f63a3d68d2b4 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1.dts @@ -168,7 +168,9 @@ &i2c4 { i2c-scl-rising-time-ns =3D <185>; i2c-scl-falling-time-ns =3D <20>; clock-frequency =3D <400000>; + bootph-all; status =3D "okay"; + /* spare dmas for other usage */ /delete-property/dmas; /delete-property/dma-names; @@ -179,6 +181,7 @@ pmic: stpmic@33 { interrupts-extended =3D <&gpioa 0 IRQ_TYPE_EDGE_FALLING>; interrupt-controller; #interrupt-cells =3D <2>; + bootph-all; status =3D "okay"; =20 regulators { @@ -314,6 +317,13 @@ watchdog { }; }; =20 +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + &ipcc { status =3D "okay"; }; @@ -365,9 +375,30 @@ &sdmmc1 { sd-uhs-sdr25; sd-uhs-sdr50; sd-uhs-ddr50; + bootph-pre-ram; status =3D "okay"; }; =20 +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&sdmmc1_dir_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + &sdmmc2 { pinctrl-names =3D "default", "opendrain", "sleep"; pinctrl-0 =3D <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; @@ -381,9 +412,27 @@ &sdmmc2 { vmmc-supply =3D <&v3v3>; vqmmc-supply =3D <&vdd>; mmc-ddr-3_3v; + bootph-pre-ram; status =3D "okay"; }; =20 +&sdmmc2_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&sdmmc2_d47_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &timers6 { status =3D "okay"; /* spare dmas for other usage */ @@ -399,11 +448,22 @@ &uart4 { pinctrl-0 =3D <&uart4_pins_a>; pinctrl-1 =3D <&uart4_sleep_pins_a>; pinctrl-2 =3D <&uart4_idle_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; =20 +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { vbus-supply =3D <&vbus_otg>; }; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157c-ev1-scmi.dts index 6ae391bffee5..bcf80f76d6bc 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts @@ -77,6 +77,31 @@ &optee { interrupts =3D ; }; =20 +&qspi { + bootph-pre-ram; +}; + +&qspi_clk_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &rcc { compatible =3D "st,stm32mp1-rcc-secure", "syscon"; clock-names =3D "hse", "hsi", "csi", "lse", "lsi"; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts b/arch/arm/boot/dts/s= t/stm32mp157c-ev1.dts index 8f99c30f1af1..879436cbb72d 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1.dts @@ -262,6 +262,7 @@ &qspi_bk2_sleep_pins_a reg =3D <0x58003000 0x1000>, <0x70000000 0x4000000>; #address-cells =3D <1>; #size-cells =3D <0>; + bootph-pre-ram; status =3D "okay"; =20 flash0: flash@0 { @@ -283,6 +284,41 @@ flash1: flash@1 { }; }; =20 +&qspi_clk_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_cs1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_cs2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &sdmmc3 { pinctrl-names =3D "default", "opendrain", "sleep"; pinctrl-0 =3D <&sdmmc3_b4_pins_a>; --=20 2.43.0