From nobody Mon Feb 9 11:34:14 2026 Received: from GVXPR05CU001.outbound.protection.outlook.com (mail-swedencentralazon11013068.outbound.protection.outlook.com [52.101.83.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F354532FA3D; Fri, 9 Jan 2026 09:22:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.83.68 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950575; cv=fail; b=lY7YRpr4bL5uuc9CeC0fsV0lhFqUV+tsrlyl5sYhniN5ObQi3p/+J162PNTNtdZEPK2HAMj29weSWsA8JBTu8lDst3QpA4CvKrFapDVKCsTGIpSB7fLrZ4SzNTUQvI9HUAdg5bE1HtkrMupAlb1VRtUIkByvcosieD+rOlGNF3Q= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950575; c=relaxed/simple; bh=V/bZUVJcM4sar3TS7DcHOMInjIQBtI+HPRUoyArDdpU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=WZRHjaCZ9N9HX/vhNyrm69IWZAoBlFUmvkehOTcxZfSMSRr2Hc4Qhn0YRWVX2kgXOZoWkYiqYLTLXlMK2980C/LKWX0YR8seb64Utym3jl8s4qLTYLDMQ1Sh/cPbW/jcDaYV7XEAgf5TEZ/iv34EYS7uJAcxESkABrIs+0ZM2o0= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=a8ex5qfG; arc=fail smtp.client-ip=52.101.83.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="a8ex5qfG" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=QXTCRq3B1CB0weA87NGGBNRlFKYNYoNYb2+Gw220tNYKbW99fEKjD37BUJLnK7GWE5tEQWfWEI/uzLZ7x/Ta0SOvQl9W6tbOtYMDakwbI+uPy+AeRjEAlW/kCHFV0nD5RpzpkwWfIi2zQ1G1dDI/QoscQ/8A9amlcIuu7U/zlJ/HwQD38YeJ9KmbBHuO4f5K6EFdthHL0Nvui6HwWUWf+e2Z3OWylS6GDNYGQHrObBmgBH3a6EDJktylMPT68OZfk/bh5u2cCm1q0xb7ezMuFCtSN3afKirI/ou2Nk2D7XYtkZ+VGWcWj2C1Lo/6/HDEfC/wwcEEI+VKqf5DUD4sgA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9dbe+C4JL0UZOJb7yQU/zoG/1X1vfGQr24dk72l+paQ=; b=YRdsTICP+cNf8Me+K+2rsTsApvugcjZTZlR5JsMHFqLLcwPFydoEYaKA5GomOG/zTLEmQJ+BdJV9bmbwrvZ92H8Pkz9cXivttLmfLn1dWmsJh1cUonAEzjp1ZDqos0hxmNh9Erxj8/xGa2FOs4hQbJsNILr+cCqEcGkmW9WaJTULLw1R2PGHtD1B4bQosr4a+LYYwmKT/iika8YNP1yVPdoIbIkgWBKps8rK/ig7G6f19JnehU7lq3+r1832drOvPdPUHwVcXO3LqMcsnKA8CcIt+IaKAJfuZvus+HQAjS1+/aQYNzAcZXWOAlZhue9VU1lzY6ZwdJJiqXuphUPHUA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=st-md-mailman.stormreply.com smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9dbe+C4JL0UZOJb7yQU/zoG/1X1vfGQr24dk72l+paQ=; b=a8ex5qfGPtoedOQgtWfaHBeyjKSKSMgnKLX0CSy6QyprEElGWGJKCDffXyoR6J3bl3NJdHEM0hQUVCK0qyavx257UoR1px8OzF3WUSN28E5B32mEISZWxsWS97Y4qk9uloBOXMZtE2p3+AKDcGsgGNRqaPoWcjdz5o0ef6FazoanMNH93+JlS7ebIiQGbqcbSM5RoFFOG7HvUNT27fXiHuemm8YuDs9B3Y9e40mfhv6y8z8Wmsv2UXgqExR6kKURXBljJIM4bjOtoHpUyLxvVahpSb+8M9otYOgnMb3TVCskfSEHmgYKZkTfOAviel7DFgrI2tfbQfT7HuDzl6ediw== Received: from PA7P264CA0336.FRAP264.PROD.OUTLOOK.COM (2603:10a6:102:39a::16) by PAXPR10MB5711.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:102:247::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.4; Fri, 9 Jan 2026 09:22:48 +0000 Received: from AM4PEPF00025F95.EURPRD83.prod.outlook.com (2603:10a6:102:39a:cafe::e7) by PA7P264CA0336.outlook.office365.com (2603:10a6:102:39a::16) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.5 via Frontend Transport; Fri, 9 Jan 2026 09:22:43 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AM4PEPF00025F95.mail.protection.outlook.com (10.167.16.4) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.0 via Frontend Transport; Fri, 9 Jan 2026 09:22:47 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Fri, 9 Jan 2026 10:24:02 +0100 Received: from localhost (10.252.25.201) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:22:47 +0100 From: Patrice Chotard Date: Fri, 9 Jan 2026 10:22:45 +0100 Subject: [PATCH v4 1/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics f4 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260109-upstream_uboot_properties-v4-1-75e06657c600@foss.st.com> References: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> In-Reply-To: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM4PEPF00025F95:EE_|PAXPR10MB5711:EE_ X-MS-Office365-Filtering-Correlation-Id: 859e6ef0-6daa-4f6b-37ba-08de4f60a76f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|82310400026|376014|36860700013; X-Microsoft-Antispam-Message-Info: =?utf-8?B?Y3NBSTJ0VG9FNVBYWEs5Q0lDTXhockh0aTRkMUpxTU9tWFhBbXYrd1hVQTlF?= =?utf-8?B?MzBBK2VyTllhbFdQRld1K1ZwVnNIVkFGZUtYWEtWM1RnT0hlVXhRbmQ1YWdr?= =?utf-8?B?RG9Xa0ZrMVpqNmpadUZ3aUFFUmdMNWllb1VpNk1DcG54V0xiS1diYVRNRkt3?= =?utf-8?B?MFE5ZlRMbkJWNmc5b2NJSUVOcVN6UHcxb3Q3VXZxdXFFUGlIcjVtN2tiY1JN?= =?utf-8?B?RnlWbUpGZGxiYU1tV1g2OVZvNGpZeGhndElzZVhEQWZIRWM4M3U1Q0s1dy9o?= =?utf-8?B?Zlc2c2ovR0lKK3BIY21wT1crN3pkR0Zic1VuV2lPVGZlOTNTVlRQWk9nMnZ0?= =?utf-8?B?TVdnTEJObi82MlB1TzVzRFMvN1R0OUZXWkpDZW9pMTkxT2VLSFFnelZCbndw?= =?utf-8?B?M3RIQjdnbmozcytvaXdsYSt0eWtKbkFMNzdISitXb1hvaTRIZXBHU3ZrRHZZ?= =?utf-8?B?OTNIU09hVFJhUmJKWENPeTZxVEZPRWtoOVVZZlB2SGRQMlprZUk4MjBqcklr?= =?utf-8?B?MTJBdzN5U1NwbWxFU2hyVjdHUjNDWHJPemZJblZWOGRtRUxnNFR2ejBRdmxp?= =?utf-8?B?RjRQQmRMUTQzcTdIWW0xNDdydFBaM1NydlpGUEFQcWZQTkRDbWpFS1JFdm9m?= =?utf-8?B?OWV6eGR3amp0UEhZRUt3cjF2enZzZGRsWklKa3M2SFFyRFI0SWY3K0VDeVpw?= =?utf-8?B?MU9zaDRqUGdaYWVTL2ZHMjk4Z2NuZExubWltU2tjMUNkVWtDNXcrdHhSWXpu?= =?utf-8?B?VGl6bmROTWlsNGQ0QWkyUE5zeG5zNlR0b1NzZ1oxOTZkaEMzcVhUVzN1SmM2?= =?utf-8?B?MGdOUDdGTFByU2xYdm1FQm45R2lOTElNTlFKMmd4UlovcTVPRXk3eEVhUnFU?= =?utf-8?B?ZjJZOFZhOWJJZVRrVmVSc0M2eWRpZ002Tm5qVXJPc1U5THlmTjBBMHk0TzZt?= =?utf-8?B?QmpmTVpxb2gyNkxFTm9SZzdqOHhnL0ZrYThjWHhhc005S2Qwd25lV3FLNjhs?= =?utf-8?B?L2ZwQXRQdjRnOUJNVStoZFJobTIvQ2h0c2Jub1NvZjhtOU9meVJGcDI0R0kw?= =?utf-8?B?VFRQRmJQV3ZWTmtmc01EV1piaDBHK0FkUit3d2l0MytIUDgwRGl5djlsVXV5?= =?utf-8?B?Qm5WeDNNZnpJYnorMXpHMGVWRm5HY1AyUHE1dzhnSUc3SlpiRWlWOGJrNkZi?= =?utf-8?B?SjlTekhmbXorNHZ4bE52UjdpUHZma0s2cnJPTkkyVjlCcmVQTXJvOE5leExn?= =?utf-8?B?L3dlVDVNakhvblp2Q3ltc0tRTGd4SGNDMWJScGVzK0tEa2FTQ2R6ZmFqMHl3?= =?utf-8?B?Z3hWUXdabjk0VTBKWTlrUk44NjVhb3hzbnlhTzlqWU1qa0xqczRrRTBSU2N2?= =?utf-8?B?MS9YazJXNTBvalAwN1VVWFBsNk9jL0lJcUxFSG5WUDBqTDd4bGNjOTUxeVZ0?= =?utf-8?B?VXQyRmJSZk5lRzRaZzV2amo1ZERyNFpnbVJBcXJaVEZWMi9PVjhHcDFIbXZq?= =?utf-8?B?MmlrWDhPUDFXTjlLNlBtSEVEQTVFb0cyYy8zd2doa3piQ0NPZVowVzJQenhT?= =?utf-8?B?azdKbGo4dEJXcDNrTk1jWXBzemtTUER6ZmI1QkdBTU52eFYraUpPcXVna1pj?= =?utf-8?B?L2l4ZDAxRG1pYjRBaVpRK253MmR5bi9TNmNKbGgvdEN2bFFRdnVFVFNuMVp4?= =?utf-8?B?ZkVCdm01Wm82c1dqN2h6ZFcxaVJ2OXcraExZTFAyaFJTeElRaWQwUkUrdUVR?= =?utf-8?B?NU96a3Y0dG1MQ0w5WVdXdlFlVzJ4WUdPUzhtckJKV2RRNkN4dnZFVDZMWCtY?= =?utf-8?B?S05aZHJOWnpWSkV5elFZYmRUbHZYVjNGeEVGd3hzbjQ3SHFFOVVmTGxkKytv?= =?utf-8?B?ZDdGWFdwU3hPc0U1a3M0ekFjZk15eW5ZV2V5OWhaZVkxdzhJaktQTkR3QmFz?= =?utf-8?B?VURscnlGcExnUzUwcHViNXR5YmVjWHl2d1ROR2I3aXF5NW5GdmRXM0hsdnFQ?= =?utf-8?B?cEJHRDdYejRQL0Q0WDhuWHNJZDdBVHlmWlpFSTdnNlZac1A4a3NQYTJrelhm?= =?utf-8?B?WXdVY242ZVJ1ZC9RT0xBMURZa3RjWmdhN1duUHZobDd5SWZNSW9hREJabkRT?= =?utf-8?Q?BFiY=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(82310400026)(376014)(36860700013);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: RjwaV6lK/iFhVQM3Z86rUAeOJFBufmwpVR2lSdzCaQEivE6wS5JscXp2C2yjqBxWspwWXnINPu+gIrAGRaJ6OhBy9NATYb98H+HGdW0spbIUmEron5IYHCu8iOmJDFHeVjKw76EnK4xDcMOVlaT2ktuub5K1gKDSC7mX9BZyyr/RvG10ypoogIiZSJsVscn2glyo8Ftkegcn3emGhK+yRoqPUt5QHrgfZ0RQEF2geFwxFYEyDCpT9y24Df7+XjBbMBFY2hjhtlAUaybNXLEWYLbuamwXyEFaXg+Ci7AsieP3oWKFYGBdAbMGQ+hN5p3xpb3XzkhXWFJ7FjcnGVsg9Xa9FIpgDhu84vdVD2rOTsqDSkg0Q1kApJwgmCsqo+1JRpM3r0j6qz8AbaijROEyKbPkkpxpsO4h8SJELO1umew0gtar0S2igR/HoQykLm3W7MO6hvA+FcqAWGNxWomrMxrkknJFigHuM+FbADrpkQ9GI0p/Tj3rG+m0+U8ExG4rQpG/hmZtEeq8pCKFAY+vvAJvcXVQ2Kg03unQGFsknkAB0+yKLT5Fy9JCIJPznaBhAYR77vEZ9jZK2Tx5MBy5ViO6Chh2dpV1aJEw5SdtdtqGk228/uV8wwQhnSkmtJneCgZce22dwouyi8mCrbjPXDQD3kXuSmyCkpgZtJeNaJWB07nlTC1cD+rDV1MSqwG5 X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jan 2026 09:22:47.6927 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 859e6ef0-6daa-4f6b-37ba-08de4f60a76f X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00025F95.EURPRD83.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR10MB5711 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32429i-eval.dts | 11 +++++++++++ arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi | 12 ++++++++++++ arch/arm/boot/dts/st/stm32f429-disco.dts | 11 +++++++++++ arch/arm/boot/dts/st/stm32f429.dtsi | 9 +++++++++ arch/arm/boot/dts/st/stm32f469-disco.dts | 12 ++++++++++++ 5 files changed, 55 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32429i-eval.dts b/arch/arm/boot/dts/st= /stm32429i-eval.dts index afa417b34b25..3b6151fcb070 100644 --- a/arch/arm/boot/dts/st/stm32429i-eval.dts +++ b/arch/arm/boot/dts/st/stm32429i-eval.dts @@ -312,6 +312,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -326,6 +327,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "host"; phys =3D <&usbotg_hs_phy>; diff --git a/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi b/arch/arm/boot/dts/= st/stm32f4-pinctrl.dtsi index 3bb812d6399e..bcaed4618738 100644 --- a/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi @@ -51,6 +51,7 @@ pinctrl: pinctrl@40020000 { ranges =3D <0 0x40020000 0x3000>; interrupt-parent =3D <&exti>; st,syscfg =3D <&syscfg 0x8>; + bootph-all; =20 gpioa: gpio@40020000 { gpio-controller; @@ -60,6 +61,7 @@ gpioa: gpio@40020000 { reg =3D <0x0 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOA)>; st,bank-name =3D "GPIOA"; + bootph-all; }; =20 gpiob: gpio@40020400 { @@ -70,6 +72,7 @@ gpiob: gpio@40020400 { reg =3D <0x400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOB)>; st,bank-name =3D "GPIOB"; + bootph-all; }; =20 gpioc: gpio@40020800 { @@ -80,6 +83,7 @@ gpioc: gpio@40020800 { reg =3D <0x800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOC)>; st,bank-name =3D "GPIOC"; + bootph-all; }; =20 gpiod: gpio@40020c00 { @@ -90,6 +94,7 @@ gpiod: gpio@40020c00 { reg =3D <0xc00 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOD)>; st,bank-name =3D "GPIOD"; + bootph-all; }; =20 gpioe: gpio@40021000 { @@ -100,6 +105,7 @@ gpioe: gpio@40021000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOE)>; st,bank-name =3D "GPIOE"; + bootph-all; }; =20 gpiof: gpio@40021400 { @@ -110,6 +116,7 @@ gpiof: gpio@40021400 { reg =3D <0x1400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOF)>; st,bank-name =3D "GPIOF"; + bootph-all; }; =20 gpiog: gpio@40021800 { @@ -120,6 +127,7 @@ gpiog: gpio@40021800 { reg =3D <0x1800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOG)>; st,bank-name =3D "GPIOG"; + bootph-all; }; =20 gpioh: gpio@40021c00 { @@ -130,6 +138,7 @@ gpioh: gpio@40021c00 { reg =3D <0x1c00 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOH)>; st,bank-name =3D "GPIOH"; + bootph-all; }; =20 gpioi: gpio@40022000 { @@ -140,6 +149,7 @@ gpioi: gpio@40022000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOI)>; st,bank-name =3D "GPIOI"; + bootph-all; }; =20 gpioj: gpio@40022400 { @@ -150,6 +160,7 @@ gpioj: gpio@40022400 { reg =3D <0x2400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOJ)>; st,bank-name =3D "GPIOJ"; + bootph-all; }; =20 gpiok: gpio@40022800 { @@ -160,6 +171,7 @@ gpiok: gpio@40022800 { reg =3D <0x2800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOK)>; st,bank-name =3D "GPIOK"; + bootph-all; }; =20 usart1_pins_a: usart1-0 { diff --git a/arch/arm/boot/dts/st/stm32f429-disco.dts b/arch/arm/boot/dts/s= t/stm32f429-disco.dts index a3cb4aabdd5a..39a80a9caa5f 100644 --- a/arch/arm/boot/dts/st/stm32f429-disco.dts +++ b/arch/arm/boot/dts/st/stm32f429-disco.dts @@ -209,6 +209,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -223,6 +224,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { compatible =3D "st,stm32f4x9-fsotg"; dr_mode =3D "host"; diff --git a/arch/arm/boot/dts/st/stm32f429.dtsi b/arch/arm/boot/dts/st/stm= 32f429.dtsi index ad91b74ddd0d..51c931f7b9d5 100644 --- a/arch/arm/boot/dts/st/stm32f429.dtsi +++ b/arch/arm/boot/dts/st/stm32f429.dtsi @@ -54,16 +54,20 @@ / { #size-cells =3D <1>; =20 clocks { + bootph-all; + clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_lsi: clk-lsi { @@ -76,10 +80,12 @@ clk_i2s_ckin: i2s-ckin { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; }; =20 soc { + bootph-all; romem: efuse@1fff7800 { compatible =3D "st,stm32f4-otp"; reg =3D <0x1fff7800 0x400>; @@ -580,6 +586,7 @@ syscfg: syscon@40013800 { compatible =3D "st,stm32-syscfg", "syscon"; reg =3D <0x40013800 0x400>; clocks =3D <&rcc 0 STM32F4_APB2_CLOCK(SYSCFG)>; + bootph-all; }; =20 exti: interrupt-controller@40013c00 { @@ -666,6 +673,7 @@ spi6: spi@40015400 { pwrcfg: power-config@40007000 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x40007000 0x400>; + bootph-all; }; =20 ltdc: display-controller@40016800 { @@ -694,6 +702,7 @@ rcc: rcc@40023800 { st,syscfg =3D <&pwrcfg>; assigned-clocks =3D <&rcc 1 CLK_HSE_RTC>; assigned-clock-rates =3D <1000000>; + bootph-all; }; =20 dma1: dma-controller@40026000 { diff --git a/arch/arm/boot/dts/st/stm32f469-disco.dts b/arch/arm/boot/dts/s= t/stm32f469-disco.dts index 8a4f8ddd083d..de025a385e9e 100644 --- a/arch/arm/boot/dts/st/stm32f469-disco.dts +++ b/arch/arm/boot/dts/st/stm32f469-disco.dts @@ -169,6 +169,7 @@ dsi_panel_in: endpoint { }; =20 <dc { + bootph-all; status =3D "okay"; =20 port { @@ -225,6 +226,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -239,6 +241,16 @@ &usart3 { status =3D "okay"; }; =20 +&usart3_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_fs { dr_mode =3D "host"; pinctrl-0 =3D <&usbotg_fs_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 11:34:14 2026 Received: from PA4PR04CU001.outbound.protection.outlook.com (mail-francecentralazon11013046.outbound.protection.outlook.com [40.107.162.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0A71B3590CC; Fri, 9 Jan 2026 09:22:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.162.46 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950581; cv=fail; b=H3XkKMBBoKTkFLAvTH9L5OY3mcc3XbWUlbVsVDQYEvcNODU4SYfWV2bMBnxxfvBIsCYJrTGl2D1TXJGcutj7fIY5UVfToGtG4NyRqYsmPrBDkI+q+9cIJ8GpdJ8BdllEQQKRciWXB+87D5KxPfE4VNqUtDBCLg2/HgBn7hMGw4o= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950581; c=relaxed/simple; bh=SPyTouDGCC91+XOEDTxMlZFfmZXDEg8sPf2qZbL5oWw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=HXQz0YPzr1RIy9puaKHcXOC5Fx1oF+b0ur9NV6zaktqD3BgA7sw7S9YoY1GnPuX9nbLvMzsykwKm/6EjOTPwL1XH9LNSzHA6F17WnaOOTK8ytAbXSmKr6PRLm4e+0CzIv6q0LDhRv5cdNqF43V5BAgxW4ZfqeEfu0w5JV3KX8Xo= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=NOKvq2++; arc=fail smtp.client-ip=40.107.162.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="NOKvq2++" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=E83ofx2me/rocbGFaBoi0yihXDjXo+70LLpT5YpyVJBPUPmKyFhnwzH5DS+TQOLwu2lECNVHJvW8fHpCL8RGDWJ6GzZPZAjTq99IfW3W+TQJxFWvcVkpxFaxmBsPuZtFYuIqLxYfe/UI5EY34MZTMIFUL2q0DVh7ase0AGSqqD0QP/JHFxf1sHpUokSFFYkdByBXfOtFTnSXH3n2RkT0DxzP6XnCae6RKD0HfzAWXHKbXU6YKDjB/uVss89lyqOfWhKVSG1rwWmUw4gstVD+tPCjZU9yuOyy3DSNLFzHzDjIiyR4QEtnr49EZUhn8LtJGQ100Wxgkl0uHkGyhuxVFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zdgesra8sUsh2QVglCjzufnpeFIapWv6f1CrS9FLne4=; b=tBLxipXb9gdL6SsOaRLGWoJqkQs1QdBhhFW56POQS5Ieyd6iT6ICEEF/5OjVXKMYPxizemaxZhYgiKLxMFplVp4Rd7BNfak0AY06qvlBf39jku/JyL+Eq9B21czimKJA7lvBA78rnv4RPcoz/+mXy3viMASA69dpXfjvJdjSzseCnWMUSARBNNPXrGtkUHOz7LvmoPxopgdvqOZBL3gLaGZiSL02JtsHsgImhoRNbxsYyq0S73b6QN7vYTISfmw4sHxdOMU376fvFFq1nuf2L5T3xEdjoBYwG3bQgeJopm+8z7wAr7ajbWdKtyc616K+AeMmilekQTJW16qfwi1LTQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=st-md-mailman.stormreply.com smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zdgesra8sUsh2QVglCjzufnpeFIapWv6f1CrS9FLne4=; b=NOKvq2++BR3B/GChnMzdajZujvAELb4UJLZL4sv4x0o+TnTF5J3UnzCx6tI9eHlMpWcWm382Pwn/kLbviObTlClED6Mb5DYHjk3ppzsAud78M0Sk6S0jf7R1pHdVp2/Zkjby/DAMSwdE9fBvHayPIRg2T2YyADlbOTLcTg55nCuVWFL+TbclNAlMKE9tjL7CCHL+r1JWehLxYRVQ0eI8qldk+S+GX4CI2fg9iy4NOneyJE7r1Fy/8d1JpbLuVQLDEXfY0pRZKl4moXDu8KKWZ6jHzWw/O42GpXZzCYlhJq5Ye+xpAOOqkAJF9hQVrZJ+sQr9PugzR4JRAOUcU6ovwQ== Received: from AM9P193CA0004.EURP193.PROD.OUTLOOK.COM (2603:10a6:20b:21e::9) by DU0PR10MB5148.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:344::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.2; Fri, 9 Jan 2026 09:22:49 +0000 Received: from AM4PEPF00025F96.EURPRD83.prod.outlook.com (2603:10a6:20b:21e:cafe::1c) by AM9P193CA0004.outlook.office365.com (2603:10a6:20b:21e::9) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.3 via Frontend Transport; Fri, 9 Jan 2026 09:22:49 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AM4PEPF00025F96.mail.protection.outlook.com (10.167.16.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.0 via Frontend Transport; Fri, 9 Jan 2026 09:22:49 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Fri, 9 Jan 2026 10:24:02 +0100 Received: from localhost (10.252.25.201) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:22:47 +0100 From: Patrice Chotard Date: Fri, 9 Jan 2026 10:22:46 +0100 Subject: [PATCH v4 2/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics f7 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260109-upstream_uboot_properties-v4-2-75e06657c600@foss.st.com> References: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> In-Reply-To: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM4PEPF00025F96:EE_|DU0PR10MB5148:EE_ X-MS-Office365-Filtering-Correlation-Id: 30654785-d8a2-419c-3a28-08de4f60a883 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|82310400026|376014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?Y1kyZU9FOVFYc2NvKy94a29hRnFFR0J3WWZPRGZkcExrbmpWSWU5Q2l5Znpz?= =?utf-8?B?Q2w2NFVXdndmNVNsRmhlL2dEalp3YmJMMlM5c0hiYTVkZGxOUGx1ZE9qTlBp?= =?utf-8?B?cHNlcTNwbzRlaHB3NGE3TXl6aDgxSTJVSVlkVDBVVlZpbmVCcmNDQ1greWxQ?= =?utf-8?B?STdicHJndUJEK05GRTBHNGRYYy9rRUVLUUtUMXBaMG1aTTFPM3UrZk5TeVJQ?= =?utf-8?B?TDl0Ri8xamU2MFFlcXhRRjlFNjhTTmttSlBWNVFKZVdyL0k4bWRpNHFYM1Jm?= =?utf-8?B?UjY1WDZsNmZiTjdEdnowZHk0NmhORkx2S3pvRmM1bVlrOUR3RStPb2lGWjdw?= =?utf-8?B?VWJWMXJ3dUZndXlzbGNXZjlHc1YyN3Z0d1hrOVNwWlJ6TWpzVnQremlaQit0?= =?utf-8?B?Sk1FbFcrMzhTc1ZFZmlxUDFBME5GUFp4RTR3VEFWdkNXa0xraGJoY0NBSlBl?= =?utf-8?B?UnZhUUE3SHhvTlZIV29yeFVJRThTSmhlTVp4RFdOS1p2NURVaWk5SmJ6QWdC?= =?utf-8?B?TTVlWHVFWXpyUlBzOXlQTEs2SHJPTk1jVUtObTVXNWNENU5KMXRlZjhiQVhp?= =?utf-8?B?N0hocE5WODRLNG56OGZNemhyOVVKdDVwYkdvd2JUVzc3b0MraFJ3bEMzeTNQ?= =?utf-8?B?SWpxQ3B2Mm4vVzUvMExUN3o5dU4vaHZRNXJmWUxyd0lxVmpSd0czcDROdHov?= =?utf-8?B?aS9RZDRuL1FJMHUzOGZQLy9FNS8yUXZCYW9VajRWRkttN1kxVy9HaWhDMDB1?= =?utf-8?B?U3RkcXhTeStZNmlYcFQrbXB0TkRyVFE5UEs5czNUYzhhcFpNSVY4aHlpRHF1?= =?utf-8?B?cVI2K0dwODluTG5iR1JqRnJ1V084OTVCWllYNlFOZVN6OWZ3K0NuMi9KZWVo?= =?utf-8?B?UFVIRmM3ZnBYc3lIT3dXUEp6Rzc3MEh5Z2dRcU45OVNOanR6OER4bWIyMjdv?= =?utf-8?B?RUkvQVp1MllTY1lMM1FtNWh2d1ZxVHFTZmVBT1pjeXRZTXFtak1xSlltV2Zo?= =?utf-8?B?WEZpTUdLVFhWc1ExN2RaU2EvK1JGcWZUaFBqaDRvNFRUSlEzRWZFOXVJdDc3?= =?utf-8?B?MGMvbjMxQURtemdLRWNobWQxMS9DaDFXYXByTHJNeG5yekxNSDRlRUlrZ0dm?= =?utf-8?B?MXh4Q29OYVJtNFl2b0t5NFp3MExIWHlmMmhIYjVLdDNPY3dRWnZ3QldjR2Fz?= =?utf-8?B?WTNVdHFDOUR1cSs0V08zQW5lNUNVNEFJcVhtRTNpSG1MNjFLY1JQT1h1c1U2?= =?utf-8?B?N1Jia0xEY1BOYWNucWlwcUVpeFNxc0JYZzZsNlVSWkYvNmo5R09PUm1ISFRh?= =?utf-8?B?dkhIdUp1RTlrZ1FGWkdqekhndDhlSGxRSXd5eHpxbWxndFByMHpoOVJIVU4z?= =?utf-8?B?MWJaRnNPdTVuS1ZGVExIUlg2ZkZ0MTE1UFMvVzV3N1J0cjRPd1JtT1Fhc0xO?= =?utf-8?B?Z0FxYjcxcXdiRjM0ZkRqcnBNMzV2M3A2L2pDMWxnTlJMdTlvbWRzc3dtODAx?= =?utf-8?B?TktZMjk0KzdYUVVIMFZKV1pmaXl6OHpPQStGRDlEcm1Gd2lQcWcrdlo4Sm5j?= =?utf-8?B?WGdXS3MySDJGdko0NWVOaE43M3luRVlnZ0t0SDRlRHhGS2JoOHpaZTd2U1F6?= =?utf-8?B?WlplQkhBd3ZCWlY2bTk0NWdNWXNFMUJqNG5kaDd3cXYxTCtWTStDbzdWc2xj?= =?utf-8?B?ck9WOUVacDJmYjUrSmoydGpRWFZMQmtXcEoyN3VlY2dYUXpxaFcxZ0FhVEF4?= =?utf-8?B?N0hOSVZMRGtoR3ZDT0pPNVEvL1VmUTR3bk1odGFyNDhZSzRWNWdqZGVkTE1M?= =?utf-8?B?V0VzSURWb3BNUCtqNlBLVXc1ajAwLzVBSktaMTlKZkc3OThucThyd3lNRlgx?= =?utf-8?B?Rks5Q0hwNlh2WWNLQTF0UjRwYkk3aXAvTWRqaHBXRmpxZkRoMmdsZDk0emh5?= =?utf-8?B?eUZnWXdkQ3R6cDFZYURRcGFZd1U3WWYzSXhRUUdXMzM5TjFnZDkvK1JBRE5R?= =?utf-8?B?TTN3aWlmRVdTTDhvcUpJUzNnb095WXlRNGtUZ0puQ01mbnRlN2FpNlM0R0VM?= =?utf-8?B?ajNRdkdXY0hMbzQyZzBRY000d3VDOEV2SWt3dHo4ZW5nRm1UajMvelBVZW1L?= =?utf-8?Q?vdgo=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(82310400026)(376014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: b5DvFj3bQUsTRHaZjXsbHjE57zM+mEJdxMF6ZshTHuSHiy+BiKRvZsUI9Yt/Zq1BAlnIb2YwTk6CGWFebEuDzYBOO9Ox0ZM0qN9KpXEkxA4C9+a5MzJ9bA8/paFxat6gE3EDlGXWPiqQJRSmsT8O44g4UheMaESB6YjFVCBgxQb1p8/XJUaP1WAYMskDSj8Xl12CavHouzcBTdGdtJpz8sRDP3BCnqch74DN/FTSKgZtpCBdnfVCVPMylZ+PHNppuKNbPd4yrAWV5JnY5fGgOA0vzjrCNmJ0rdkCUg3Ud+ktXFanSOvuidgHbOl99cF98g0/UN84M8pcZKY/CIblmXfUJyK8TIoV/WVfjmk3jzirgeX7BgJNLzx8qG8uyoLA2W8tO4IOC74DpTHmNh9/30BRrBp2Q14H8kl1SN3qYi65hQDNaIfQB8uZ2vti3SxjNm9X4MkX2wZ5N2oE/0lK23MdbirYAxOo3moKhSJR1Eg17kBbnT2evGuntzoD8XG1LOmtC6MsU6XSZRb1buhWc368gd/dyWoognU32F3FPo61uWxqYQvf6JUcCD51dSXE5yFjBdMdEytMB9vDCsAMvfixbDIfbAm+Db1WtRZexDMCoIK6HCOQbYEGb/6WUqN2iVDJmA30r4rG2LTEFBKGbzGV1OeTLoCtdndw+vN/ZE3ac0N9/Dkgyg8Cii9jK4HE X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jan 2026 09:22:49.5000 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 30654785-d8a2-419c-3a28-08de4f60a883 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00025F96.EURPRD83.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR10MB5148 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32746g-eval.dts | 10 ++++++++++ arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi | 11 +++++++++++ arch/arm/boot/dts/st/stm32f746-disco.dts | 12 ++++++++++++ arch/arm/boot/dts/st/stm32f746.dtsi | 5 +++++ arch/arm/boot/dts/st/stm32f769-disco.dts | 12 ++++++++++++ 5 files changed, 50 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32746g-eval.dts b/arch/arm/boot/dts/st= /stm32746g-eval.dts index e9ac37b6eca0..26c5796a81fb 100644 --- a/arch/arm/boot/dts/st/stm32746g-eval.dts +++ b/arch/arm/boot/dts/st/stm32746g-eval.dts @@ -213,6 +213,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "otg"; phys =3D <&usbotg_hs_phy>; diff --git a/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/= st/stm32f7-pinctrl.dtsi index 97fc3fb5a9ca..6b01c3c84272 100644 --- a/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi @@ -24,6 +24,7 @@ gpioa: gpio@40020000 { reg =3D <0x0 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOA)>; st,bank-name =3D "GPIOA"; + bootph-all; }; =20 gpiob: gpio@40020400 { @@ -34,6 +35,7 @@ gpiob: gpio@40020400 { reg =3D <0x400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOB)>; st,bank-name =3D "GPIOB"; + bootph-all; }; =20 gpioc: gpio@40020800 { @@ -44,6 +46,7 @@ gpioc: gpio@40020800 { reg =3D <0x800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOC)>; st,bank-name =3D "GPIOC"; + bootph-all; }; =20 gpiod: gpio@40020c00 { @@ -54,6 +57,7 @@ gpiod: gpio@40020c00 { reg =3D <0xc00 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOD)>; st,bank-name =3D "GPIOD"; + bootph-all; }; =20 gpioe: gpio@40021000 { @@ -64,6 +68,7 @@ gpioe: gpio@40021000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOE)>; st,bank-name =3D "GPIOE"; + bootph-all; }; =20 gpiof: gpio@40021400 { @@ -74,6 +79,7 @@ gpiof: gpio@40021400 { reg =3D <0x1400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOF)>; st,bank-name =3D "GPIOF"; + bootph-all; }; =20 gpiog: gpio@40021800 { @@ -84,6 +90,7 @@ gpiog: gpio@40021800 { reg =3D <0x1800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOG)>; st,bank-name =3D "GPIOG"; + bootph-all; }; =20 gpioh: gpio@40021c00 { @@ -94,6 +101,7 @@ gpioh: gpio@40021c00 { reg =3D <0x1c00 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOH)>; st,bank-name =3D "GPIOH"; + bootph-all; }; =20 gpioi: gpio@40022000 { @@ -104,6 +112,7 @@ gpioi: gpio@40022000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOI)>; st,bank-name =3D "GPIOI"; + bootph-all; }; =20 gpioj: gpio@40022400 { @@ -114,6 +123,7 @@ gpioj: gpio@40022400 { reg =3D <0x2400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOJ)>; st,bank-name =3D "GPIOJ"; + bootph-all; }; =20 gpiok: gpio@40022800 { @@ -124,6 +134,7 @@ gpiok: gpio@40022800 { reg =3D <0x2800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOK)>; st,bank-name =3D "GPIOK"; + bootph-all; }; =20 cec_pins_a: cec-0 { diff --git a/arch/arm/boot/dts/st/stm32f746-disco.dts b/arch/arm/boot/dts/s= t/stm32f746-disco.dts index b57dbdce2f40..9545b14d77c3 100644 --- a/arch/arm/boot/dts/st/stm32f746-disco.dts +++ b/arch/arm/boot/dts/st/stm32f746-disco.dts @@ -169,6 +169,7 @@ touchscreen@38 { <dc { pinctrl-0 =3D <<dc_pins_a>; pinctrl-names =3D "default"; + bootph-all; status =3D "okay"; =20 port { @@ -207,6 +208,17 @@ &usart1 { status =3D "okay"; }; =20 + +&usart1_pins_b { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_fs { dr_mode =3D "host"; pinctrl-0 =3D <&usbotg_fs_pins_a>; diff --git a/arch/arm/boot/dts/st/stm32f746.dtsi b/arch/arm/boot/dts/st/stm= 32f746.dtsi index 208f8c6dfc9d..b0f012de759c 100644 --- a/arch/arm/boot/dts/st/stm32f746.dtsi +++ b/arch/arm/boot/dts/st/stm32f746.dtsi @@ -54,6 +54,7 @@ clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk-lse { @@ -76,6 +77,7 @@ clk_i2s_ckin: clk-i2s-ckin { }; =20 soc { + bootph-all; timers2: timers@40000000 { #address-cells =3D <1>; #size-cells =3D <0>; @@ -149,6 +151,7 @@ timers5: timers@40000c00 { reg =3D <0x40000C00 0x400>; clocks =3D <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; clock-names =3D "int"; + bootph-all; status =3D "disabled"; =20 pwm { @@ -645,6 +648,7 @@ ltdc: display-controller@40016800 { pwrcfg: power-config@40007000 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x40007000 0x400>; + bootph-all; }; =20 crc: crc@40023000 { @@ -663,6 +667,7 @@ rcc: rcc@40023800 { st,syscfg =3D <&pwrcfg>; assigned-clocks =3D <&rcc 1 CLK_HSE_RTC>; assigned-clock-rates =3D <1000000>; + bootph-all; }; =20 dma1: dma-controller@40026000 { diff --git a/arch/arm/boot/dts/st/stm32f769-disco.dts b/arch/arm/boot/dts/s= t/stm32f769-disco.dts index 535cfdc4681c..539517c7991e 100644 --- a/arch/arm/boot/dts/st/stm32f769-disco.dts +++ b/arch/arm/boot/dts/st/stm32f769-disco.dts @@ -133,6 +133,7 @@ &clk_hse { &dsi { #address-cells =3D <1>; #size-cells =3D <0>; + bootph-all; status =3D "okay"; =20 ports { @@ -178,6 +179,7 @@ &i2c1 { }; =20 <dc { + bootph-all; status =3D "okay"; =20 port { @@ -221,6 +223,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "otg"; phys =3D <&usbotg_hs_phy>; --=20 2.43.0 From nobody Mon Feb 9 11:34:14 2026 Received: from MRWPR03CU001.outbound.protection.outlook.com (mail-francesouthazon11011026.outbound.protection.outlook.com [40.107.130.26]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CB1913590B1; Fri, 9 Jan 2026 09:22:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.130.26 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950576; cv=fail; b=In8KMCYV01qwqrsakeFgi2uNYGCHwzOsbttfrYciou5WhxaWX9NOpiqleP+5qRjOPnBlRM6FyWuXIpG3jEH0kMp0NzvU0MEiaH1i3a3SfJoYdLwKkqO68vDNgRm3UAH9A32vbtsUvcokQePqa/L7kIsn9QrqfzewIRYgW0/LSuE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950576; c=relaxed/simple; bh=FFZ8TxbdgnCksc9ja57FCXTgy8xDeLloWUEePs0vZiA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=JB/LuTRAcVFo0+BNiVQSA9+P73PNbwpGFZDwoN1M/dDe+Ib49Q4sC0Ts5a9dQ5va+ZizDzXjHxxpJJXxOmUn1MMMvl/mhDZNsIACl5xllHc7pIKjHSTvowj7tdpAR0mkoeQjqq4GnQht2CmmN7f4swR6HZWtKyGUqm1JiG0wwnU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=BaZDdppK; arc=fail smtp.client-ip=40.107.130.26 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="BaZDdppK" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=JcSO5jXjmuVpDn6ra/zbtmaehVi4Ukc45IU7xnsr6B2WXtfoOHG2BpZXkCLakDNwXCjUD/62gUkVDuvQp78VLL9j4bIHR6xCc8aqNosk8x8VnArQFGlJ8+E5sradDV+33iNNOdgvmVVN9psGg4xGfMmkfu/yFHvORe4B29mFbqM76cVorbDaOp1wL8io70rbvuqjE6M+jTPdvkRU9okWUb+aruHL/jBhFyxF7mDlSh6SAWDaKwzGLEObwfFCYYjvzqAEWSEMZO4JRkKaFAETJjVOw8xMt3+XdMiU+IpPdnMMDvPiSs7a0fIUt6z1ERXcw56lt2rxn6L6XzIoRrViXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YExCqRFrfDEsaunpy04sLQ8JOdIM85t5EPyjuyqYBAU=; b=FjQclJKNVN34PA6IFGW1PLZZzHgrcCA9TDZphRDLepUqGYCtOeXaw/BCvDAgRQiGnEblVIdAoAilXKj91/hCky/VaFbkb374m1HdUT0Yrak0G9JPMqFo0ubq2fYxa05DuFozvmyme0T1ORXMh8NXjia+PdHPXfuOTd3P+dbAngPYkEhWKVUzMBJ0WBmlyn4PKzRdb+gelXg9pGGHkQ6QQGvLHKQ07WSIzt7iI5SWQOjRPm/06L9kKj0Bp92l00XWotpIyZd8LkXNS5HW3Q/lmvRy/JNf+sgWeBn5J/J2zBqx/dBz16glhiUbNIfHeE/RW8wANg4GDll7jnIJ3shTTg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=st-md-mailman.stormreply.com smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YExCqRFrfDEsaunpy04sLQ8JOdIM85t5EPyjuyqYBAU=; b=BaZDdppKwmRH6lkl8JIJg2zsaupuxcMKgOkIvyWAuVzkQwDZTIT9hwtvm4g949QtYZRUHSeUtXCOMVsVNu4RtB2sdp8TshsoLilpXUcdO3IOMjduHI7NLZZ6G7Db0lXExYTNJ7xTEhY91JDpCC6XirXu1mTrglCp3SdZgB1uutf6dYpXLL3uo22ZPlzdXb6azxw+caz5FOcAYHkP05bBeKBei9Tfkm2nsJL3xPvdQ+lqeYNfo57WtAcrKVpJ8X7l5aaTOVYnf9vDmXyt3h31+hqmVfNgDKripEb+NFl6irnNdj0yPjaKR9MjSeHKEon266B3q84/mZ4jD6BFRfO9oA== Received: from DUZPR01CA0014.eurprd01.prod.exchangelabs.com (2603:10a6:10:3c3::7) by DU0PR10MB7168.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:44c::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.4; Fri, 9 Jan 2026 09:22:50 +0000 Received: from DU6PEPF00009526.eurprd02.prod.outlook.com (2603:10a6:10:3c3:cafe::66) by DUZPR01CA0014.outlook.office365.com (2603:10a6:10:3c3::7) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.5 via Frontend Transport; Fri, 9 Jan 2026 09:23:21 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DU6PEPF00009526.mail.protection.outlook.com (10.167.8.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Fri, 9 Jan 2026 09:22:50 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:24:06 +0100 Received: from localhost (10.252.25.201) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:22:48 +0100 From: Patrice Chotard Date: Fri, 9 Jan 2026 10:22:47 +0100 Subject: [PATCH v4 3/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics h7 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260109-upstream_uboot_properties-v4-3-75e06657c600@foss.st.com> References: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> In-Reply-To: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU6PEPF00009526:EE_|DU0PR10MB7168:EE_ X-MS-Office365-Filtering-Correlation-Id: 811aec03-6455-4abe-dd9e-08de4f60a905 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|82310400026|376014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?c3hiY0NXR2RkamxJb2NPZTRQTk1zUisrdlorRmMvUG0ya3ZHNnlyZHRaNUwz?= =?utf-8?B?UjVyU3U4QzlGckJLRHo3MnIrcjNDclBQTDc5OFdzRk9HWndyM05tNDFjSTdO?= =?utf-8?B?M0NtV2NzOTFTTGZqaGhLQnpYUnpHZStmL2xtRm1DN1hxOFY5a3JpQjBTSVZo?= =?utf-8?B?aGNaMFljNmdhSEZuQjdPS05ZMFpjS2lpNVBwMGJOUnNwSGpVU3dUcWFNTFFK?= =?utf-8?B?elh3aTBvNVJGcnU4M3F4UXFPSk9kajd0Z0FjV25ldlRBeVhiQStzdDUxMVB3?= =?utf-8?B?b3Z2VWE4cVQ0bldpRUJzZzRyT1lhYTMwbk5TNThOcSt4N09pOFJCdWZGRHBX?= =?utf-8?B?RkNiQXVxVmlHajYrTm9wWHJFN291ZFZXbEFUVVZQa2x5YWsrbGxGck83MFNz?= =?utf-8?B?cStQMHRpdk9jSFZ1NFcrRVRjY2NjQkdNbnRnd2NXN3JubTRML0ZVejd2WHZX?= =?utf-8?B?ek1EbklOWmZrQUxUZmoxeDJDWDdoTnUzZkt6cHBFRmF4bmRoT3VRaERpUlhv?= =?utf-8?B?MUZwcURaKzhuRmprVTMzazJ1c0Fla1lHbS9oaUI3cnV1Z2Q0TFo0eGlMM3dU?= =?utf-8?B?QUVYMzJUL3JPMmlQVmFyWFA2YWFYWFN5b2M3cTF1Z3JQeTY5ZjkvVmdzNUVu?= =?utf-8?B?Q0tWNXlPMXlQaGhWQXZNaVhnM3lJU2RYd2pibEJBY0RrQTZ0MnkwQ212WjMv?= =?utf-8?B?dm5oTlBHRTRGY0cydFZiSHpOQlJTUXhzY3RnQVdSbnJ4dm96ZjdyUlpEUktk?= =?utf-8?B?VzFkazRYUXZXcW9FVGEwVGJhNk5tU3FYc3Z6Mlpac093V0U5Rks3L3BLL1FS?= =?utf-8?B?WXd0cVdiTGVhRGRVaTFVKzllR0hsZ2VPWUJNNTlBdW5QWTdzRkxCOEFzTkVE?= =?utf-8?B?ZkRQaExnUk1ZMlpIZHd5cUZzMkVQSWxXbE1OR3AwTzEzSGplZUl0TnA1Rkpi?= =?utf-8?B?UkYzTzhrM2o1T2N6MUtna1dvc3IrU0V5d2grcHRvK3JSbUpLN3h0V3ZrMGxm?= =?utf-8?B?bXpHa3U5b0UwT0VDdWN4NkptV0JnajI2Z1BCblg5QVl0dHhSa1Y3Nk96MEUw?= =?utf-8?B?amlHRk1RVWdYdXM3UlRhczR4NXZ0dTNBbWY3ZlNuLzllVlI1aWpUcU44UGdm?= =?utf-8?B?eHJPUHNYb2pOdGF0a0QrWjRmKzAwaXNXZ1l0YnlZTTl4L1U5bVU5akNWRHdl?= =?utf-8?B?VjRnOElVZkhqSVVVWjFwZ1VpTXRBZlNPakM0N2t4Q1dOM0gzZVdhYzlINWJB?= =?utf-8?B?bnFBc1Q0QzF1ckV5MWtoeGhndmtxZEtIN1VxTE5YRk1jci9HcUF4c1lDUVdp?= =?utf-8?B?S0RWZWZaOVJabHpSZlBwMlp1VEVFenhNNWxSNnVHNTFTNSs4SDF3MEptK2pJ?= =?utf-8?B?NEVSbldVbFgxUEZOS0tYaHJ4cnhVcEJJM29QUWZqK1pNYUFGeUVPc2RWVzMr?= =?utf-8?B?cmhaSjFpcjdZQklYYXBXaUNYUEVhMEJ5OGNGRUo1NDNvczBIYm5zV1JKSXJS?= =?utf-8?B?YWVWY0pOR21DdjBXSVdtZVUwUkZuTERCL3VDVnlRZ3MyeThGOUNSeVNnWUZV?= =?utf-8?B?NUMzd1BkNXdaTU1BZHVKZjR6eUU1bVlmQkFKZU1tVXFrOEJGWnlhMlNUa0Vv?= =?utf-8?B?UVFSbkVkeUlMWFp3UGV1SXM2RGo1U2JORmt0SUpxN05FcCtSaG1WZDFuRkQ3?= =?utf-8?B?YnAydWQ3UGlsZkZzbTRoNEtFdzNqSkRXZ2djZG1GWG4yWUM5OVNuT3RxUWYx?= =?utf-8?B?QjQ1RFcvUWpweFZDL2drUUJGOFhyOFc1RUJCa3F5Y3dNdnpmUjFqRFRZZlp0?= =?utf-8?B?cklRc05ZMGhkQktJRXVoOHRJTFBjYmlvSVZQa1VJQURhbkkwSGFpWXpzM2JJ?= =?utf-8?B?T29HSlVGTXJOQjFLV2h3SjN3d2o4T2dLdTZOYUNNVVZCMys1eGloaDVRUjJu?= =?utf-8?B?S2RQZFJBWGpNOUN1SlMydzVJRDVJRTZPeDBhVC9LNXhibGcxRmU1SGhsOVB0?= =?utf-8?B?Y3NGWWdBSWxYUVZuUUNQUFMzaG02N2FWWEdVY2RDMjFrRFZyUFlSNlZNSU9L?= =?utf-8?B?VXNPUHhxUHRXR2hTdjJmOURYUDdhVVpsWDNCa21JL2hQY1dETnZINTRWVmkz?= =?utf-8?Q?B/tU=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(82310400026)(376014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: YHmrKZmsns+eUUdJcUzcnR4W52DFa7irKCOGFOle/SMVFmXtSxTy+ywy/vnCRn/0pgNpUrz/qCqQAvWVjem3zQWd9zN37oGhcZ8luDAEVfotYvO46A4/a9q8znPzR+32mbDuzZfAOaTRWCWeZ9bxPxR/WetxgVvA/j5yEU9uXCPY49DNGISwEnyEM5yxTJjvlF14jODcjk4iNRLH5HSviQS4bXzKIcJEHxJbbep+oV4plReMbjrzgYbMiByGcxKYLSOKX5pP9rn8zKkkiYoaIefOHfB4iLt4iiysRD+EbmrO/NzFZTmnvF0PZyRwXWH4g19QRoFbO2JC61WqFkgYl9N75fvGvmFW2fsO/SOartQzWurQFppgwdcAdkly/uIhRpPXiRtIpn1xvOSoPMEFWAWxEZKOvU39UL0MpO4KWR/aTWL5WPytd/6ayb/OkUVN4OWJBkZH5egZ66I0mXlQEebDG9RVK5BlPlS9mo30pt2TkCekMBZMTzCuxhHkYgyOBwARnzIwIva1fTAkAOHvvbXGPVeBFly4Ji3pxwRFfpGeL35eYhIB7hf/my54+S8voPcQ151bnQ72JV471E8SqR7vnztHtBxBQNXiptKPTQtSZBqDMhSERRRIdrseD661kpbIpIugnevakG7bIM9D+9QZtA47/NP8fY7OBW/f0BznZz1oXhAGQ7kWOqii1KH/ X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jan 2026 09:22:50.3255 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 811aec03-6455-4abe-dd9e-08de4f60a905 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF00009526.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR10MB7168 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32h743.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32h743.dtsi b/arch/arm/boot/dts/st/stm= 32h743.dtsi index 2f19cfbc57ad..790e4558c905 100644 --- a/arch/arm/boot/dts/st/stm32h743.dtsi +++ b/arch/arm/boot/dts/st/stm32h743.dtsi @@ -50,22 +50,26 @@ / { #size-cells =3D <1>; =20 clocks { + bootph-all; clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_i2s: i2s_ckin { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; }; =20 @@ -75,6 +79,7 @@ timer5: timer@40000c00 { reg =3D <0x40000c00 0x400>; interrupts =3D <50>; clocks =3D <&rcc TIM5_CK>; + bootph-all; }; =20 lptimer1: timer@40002400 { @@ -547,11 +552,13 @@ rcc: reset-clock-controller@58024400 { #reset-cells =3D <1>; clocks =3D <&clk_hse>, <&clk_lse>, <&clk_i2s>; st,syscfg =3D <&pwrcfg>; + bootph-all; }; =20 pwrcfg: power-config@58024800 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x58024800 0x400>; + bootph-all; }; =20 adc_3: adc@58026000 { @@ -596,6 +603,7 @@ pinctrl: pinctrl@58020000 { ranges =3D <0 0x58020000 0x3000>; interrupt-parent =3D <&exti>; st,syscfg =3D <&syscfg 0x8>; + bootph-all; =20 gpioa: gpio@58020000 { gpio-controller; @@ -607,6 +615,7 @@ gpioa: gpio@58020000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 0 16>; + bootph-all; }; =20 gpiob: gpio@58020400 { @@ -619,6 +628,7 @@ gpiob: gpio@58020400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 16 16>; + bootph-all; }; =20 gpioc: gpio@58020800 { @@ -631,6 +641,7 @@ gpioc: gpio@58020800 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 32 16>; + bootph-all; }; =20 gpiod: gpio@58020c00 { @@ -643,6 +654,7 @@ gpiod: gpio@58020c00 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 48 16>; + bootph-all; }; =20 gpioe: gpio@58021000 { @@ -655,6 +667,7 @@ gpioe: gpio@58021000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 64 16>; + bootph-all; }; =20 gpiof: gpio@58021400 { @@ -667,6 +680,7 @@ gpiof: gpio@58021400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 80 16>; + bootph-all; }; =20 gpiog: gpio@58021800 { @@ -679,6 +693,7 @@ gpiog: gpio@58021800 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 96 16>; + bootph-all; }; =20 gpioh: gpio@58021c00 { @@ -691,6 +706,7 @@ gpioh: gpio@58021c00 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 112 16>; + bootph-all; }; =20 gpioi: gpio@58022000 { @@ -703,6 +719,7 @@ gpioi: gpio@58022000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 128 16>; + bootph-all; }; =20 gpioj: gpio@58022400 { @@ -715,6 +732,7 @@ gpioj: gpio@58022400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 144 16>; + bootph-all; }; =20 gpiok: gpio@58022800 { @@ -727,6 +745,7 @@ gpiok: gpio@58022800 { #interrupt-cells =3D <2>; ngpios =3D <8>; gpio-ranges =3D <&pinctrl 0 160 8>; + bootph-all; }; }; }; --=20 2.43.0 From nobody Mon Feb 9 11:34:14 2026 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11010008.outbound.protection.outlook.com [52.101.84.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DBF43590C0; Fri, 9 Jan 2026 09:22:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.84.8 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950584; cv=fail; b=tWLIGKZY+D9TPlvaNJ72wwqd3islPUnpgWH5ulV+5kIQ4Ehd0FPmNpAHg/P/XGxQhzdMKjTnZI3/1uH5MJme9Nn5cJsJxS/J7Uj5AirqOx0x4uf+jQKfhqRY098T51h72bQtoEmWFPaQOy++bF1D5cYuVjv3UPPaZ/JPJ6P2YYc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950584; c=relaxed/simple; bh=PuGRKiFB1nx/wIf7tMhBv4p1/OgrVgO3e0MquOCbCNY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=gd+GE9D0XMsNKWBmU7vdhNhcfCewZfbECjqLYKNOjou+Awb5JuGKZjl92GJkmaSD/WUM+ughYmR/eetoNGugKdZQTJIOFZH6IUg02gJIqgRUxWhJhyXPLXW026xoIrpenfgSSqN16ZqeR4JC3aB87SGQGabHhn58YIOBbYtoHmw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=c+/i0nW6; arc=fail smtp.client-ip=52.101.84.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="c+/i0nW6" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=vOqgo4oj9V15djlFCDqe6Bp/gGnnsVArwLG7VJpge+JJBWKJxo+W7ZOE4+5O3p4OmTbHZfmmLD/gFl0jciKtP5O3IEgJO5f81FFyAMQzmRaPDu0E7wl810jQ+XJPPBvNbCFv1vwYnVRGyOvYaNQ9jL0h1GljDKLi3yDNUmo1FKj2hBXA10n6lrGRxjbE/F9dYDrz60kr/ycCn2S49oV3b+dJaZMAnulQuGRVmHcPm+vs1CVMBj8dyeGh6cWBzd57XXdgaK4VDDJzZZxQ6AyDriVannjdw4EZsax7ioWjD+sggyqyvseQJ9pmnmzMSVdLf5abe5KY5int09twFGO3ZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6w3rrJHDXH3gZJo7K9Cu48MXav0WVtIvRr/eQOeJnZ8=; b=bTiVaFbY37itVNvn8GszFCSg89aysYWmMrGvONBM4SDMwhEiXOwhamzfbw0jDArtFylsPovbkOi0f1zEjzgwSzP3W44Yi0y3SykC2G8HBBDsU+u1G1j2uOsm4Iam2YdTClrW6LEjCnDZtF82pHIRQCzCp6usYKhkDnkEeQhBC2K4PgAea87EWCFLOINDm9XFHdC+SWo4wWgAajTm8JIeRJnKMlYxIHSbNaRKCdOW4kDrP2H5LiLlKg7KEuFPaXRH+WFL8UROfYVfbC5iwXvoBlFMdQ+n+yDs3bSXrDzcTMW6q+bnw6Hor07WQ/qGkF0B264pyGhoqehC54GZEyY4+A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=st-md-mailman.stormreply.com smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6w3rrJHDXH3gZJo7K9Cu48MXav0WVtIvRr/eQOeJnZ8=; b=c+/i0nW69gZzcNE+19oP1Cg1Q9UvG2uyBe/0t2Yo1vHxGwN8MeEY9gOeKBX9sM3VIjrpJcHBd6bG4nfL6EdHCGorvHmqS+jDaF+SJ+ctN5UTwofKWH06cEI7Dt7v2RuvP+ZGeR8R6sPp6JQ/Dq2Gm1HVVt9HnyAmc97FIjuEoFB3AV6HYLqqc+c9tKLLdfKR1usVDmrzhLSs50Dagsh3l3CbdCZqGMVb8D9uWMBbRG0Z4I86mWMxNe1nfsTUdLlkPW6J3rXY5Ovhbsnzf9+MbXcmlhMFs+pkT4C+hj2avV+hQpMiL0oyfRVp6CKXS5MIBa6iZohHVocFXLZq4fPW3w== Received: from AM9P193CA0027.EURP193.PROD.OUTLOOK.COM (2603:10a6:20b:21e::32) by DB4PR10MB6966.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:3fd::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.4; Fri, 9 Jan 2026 09:22:50 +0000 Received: from AM4PEPF00025F96.EURPRD83.prod.outlook.com (2603:10a6:20b:21e:cafe::c2) by AM9P193CA0027.outlook.office365.com (2603:10a6:20b:21e::32) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.3 via Frontend Transport; Fri, 9 Jan 2026 09:22:50 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AM4PEPF00025F96.mail.protection.outlook.com (10.167.16.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.0 via Frontend Transport; Fri, 9 Jan 2026 09:22:50 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Fri, 9 Jan 2026 10:24:04 +0100 Received: from localhost (10.252.25.201) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:22:49 +0100 From: Patrice Chotard Date: Fri, 9 Jan 2026 10:22:48 +0100 Subject: [PATCH v4 4/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics mp13 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260109-upstream_uboot_properties-v4-4-75e06657c600@foss.st.com> References: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> In-Reply-To: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM4PEPF00025F96:EE_|DB4PR10MB6966:EE_ X-MS-Office365-Filtering-Correlation-Id: 29d6f5e0-ae7f-4e93-4049-08de4f60a925 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|36860700013|82310400026|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?OUk5Q1pqTjFITVhmOWxFUlVlYkZxcE9ONzB4blhQQXRGYzJtdm5YZzN2dUFY?= =?utf-8?B?aEVVdjdOWU5yR3REWG1qZk9Dbko1Z0tyd1lTS1FyTkdrU0o5UkRhUktwSE1p?= =?utf-8?B?R3dMSkhUNmUxODZSMlgzUTIvSFZhbkhVdmpCTU1ZYmNLV25wbnRISitiakgw?= =?utf-8?B?cTBkNGo1Ung4YkNmN3B1cis2QitBaFNsM1d2RkJwNVk3UlZxVnVRay9GQ09D?= =?utf-8?B?QmRMR3ovai8yV2VFYm5wL0tjVjgxWU1vOWV1akZIRkl0Ny9VeXJaQ2FQbldq?= =?utf-8?B?UVRuWlhYNjh6TEtncGNRNy9lVjNxUjAyT0IrM0RXNWdML0cxZVlWRXdLRUZD?= =?utf-8?B?Q3RySzI1WFlHTWRjMTdoYkdYaDZsS1c3MXMxOEhWUUlBdVplVkVhS0xEbjBi?= =?utf-8?B?em5CekJ2S1hBSVhOWXpkL3ZMTjJqeksrZk1OUnZuSVp1NElCMGRRUklzbWd5?= =?utf-8?B?OGJDNWZ6RUVsZ25zVk0rSzFyTnRucDczVXBlaFB3cGpHR0FhQXpwOERBZVNz?= =?utf-8?B?N05VOFhra0tZd3RWam9UeDErTVBUU1dTczArVVJaNzg1aHduUVdYREptOU55?= =?utf-8?B?amZOT2VJcFFPTmhhQUlJYmlSYW1NN28wdlBDYjZnai9Bbkk2UHB4cUlSQk9X?= =?utf-8?B?UHUzTWduRVc3eWRZRFYyVHNQRWIzRE9GcnRxZkFtN3BwSXI0Zk9wTi83UUl6?= =?utf-8?B?MWt1Q0k0MS9Jcy9WL0U1YjY0WloxU0RWK1B1eUNXb3NpUE5NQWsyWnBORFNV?= =?utf-8?B?dzlQQUwzeUFjQlBEclcvNk5NSTBTSFNvTmNZaHpZVDg0TWNtaytKamhUcHhx?= =?utf-8?B?cHRXYnRDeUtMRHFac0VTKzZMVzdubWI1NE9qMFI5dG50QXlvSWIvMmt2Q1Rv?= =?utf-8?B?dm9IcWFRK2tvVC9UOEVCS2RXTVJmRWdhZTJ6NHMwNWd6Yk9OaFc1b0tWSVJI?= =?utf-8?B?WjNPWGVYckhPZS9jUTl2YVI5U2RIdytrRVF6REZEcHlQbGdMeE02bmdqaGlJ?= =?utf-8?B?dEdCTGo5UE5GdFZ1MSs4cFc4T0E5UWVkdkY4dDJ5bFhkb1prT05sQkVETmJ1?= =?utf-8?B?NGdHNnp4amppR1ZoMWFSYjZDbExnb1lLMmQyZmZ6WFZmVXRrc0lHMTR5NUg1?= =?utf-8?B?dkxITzJSQ3NneVMvRGJBVzlnenAwOU1WRWtnSk03b0liTzRtV3g5UldvaUVE?= =?utf-8?B?bTIraWM0eGZuUzZCMCsydG94bG9TZWd1b2NZQ0thK3ZmK3pISGozcXpZVDVB?= =?utf-8?B?OUpzVHRGMjZxVDhkT0dFaXlCNmNyalBFTzFSc213WmdqZ3JlTmloTU1TY0hZ?= =?utf-8?B?WkxudUtYQ0hkUzFSa1E4TGV4cnl5eTgyTkhFVlVRQ3hHL000UVc5bTJFMER6?= =?utf-8?B?TVM1aEo4NmF0NXd0T3VPdFpsZmRFQUVia1J1aFlsNkFuaGg0RjZoOWE3K2lm?= =?utf-8?B?RFpNL2tWYWZBOC9nMVIxak9iclZ6RE1TUDdLVXBwck9tRlcvakdLbjlWNXZi?= =?utf-8?B?ZTduMElwUnhMVXp3YzU0VUM0WWk2eTl6dExCODhvK3pUdTZjQ3c1eHpndmtL?= =?utf-8?B?OHozanNiYW8rMzZvdDlxOTZrdG1Jb1NQdjdUR3IrOFV6RVZJdDF6MnlXN1VC?= =?utf-8?B?OVdyNk9ZdEFLYnlRU1hPV1VJRE50TE1vbFh6YSt6a20xRnZEVjFlc3V4amFk?= =?utf-8?B?c0Y4bDlyUExhZEdXdVlObnBMdGVPN2RDcU9qRVhWUFJTTmsxRjBPV0pVK2FU?= =?utf-8?B?b3ZhMGhyUkZVNXpLaEIvbk1CWFZvSUJSVUZ0L0xYYUN3VWJzRGJ6a1g4M2Rs?= =?utf-8?B?d0kzY0QvRjFXTktLWjc1TG1rUTlVNTl2cktnUDVadjN0M0cxcHB6S1B2NWhB?= =?utf-8?B?RTFGQkJ1VmJSdUZoU0tjTlJ3TUtDQytrQzZNM2hCR3hrQ1Jia1o0TE1FWTZQ?= =?utf-8?B?Z2VxUVdTeWVtYllMWndLQk5DZzBoVHFFSG94Y1o5VElGRlV5Qlh3V3E3eXk5?= =?utf-8?B?K0JaWm5ibjdnWFpHRW9OdXNMekQrbnpCK0RUb0s5dzJvMndrYzdIZWZoWXNP?= =?utf-8?B?MTJTY2lwV2ZGcG9zOHRNRlFDQ1U1VFNHU1lzdFlzU0phdmlNalVUREJNMEd3?= =?utf-8?Q?nzN4=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(36860700013)(82310400026)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: yyjIFNWA5sWjzzs2hU90dx/tSqqlckgDZ+h+sCYaB/6Ms+wLRnK9v9uMtzvvq8CRZO6DimzoV8N3NsiwP2VW7zL9r+l4MUl8R5Gj6QP+qJnbK7GGNLXA3PpmK0h0oGyv97bwXnFLXsEVuuLTHBajASkaeeDlxZHuEN6kY5odBBEZNDpPSOXjgwHG1h2owlTNv+E7d9QnO30JmWeKT7iMGzBTyKMxq4kMq/yPQ2slIiqfwvdSBxdMMiRqqpeN2PiIQnrdHZs8sJhOhaB9eWyYtXWPtN7qqj65+1RaWFsoTmaxyTNdTr6rnuRX/la9FI++Uz6K1pCiT1hDxbCqi2ErgzmcQwQx0vVjE2SIJQfTOoZZ7wr8SxcMRoS0Ree+lRGPKTgg0AlJpnmQbhSznRtbAB+owcNFFxFMMkoVJvjdrn1JyebEZ7gbfvWQhK6zgJUTls42lYHjlHaNw3xqZgKiBFkwEO8js9WupRygWuwbSaiXVaK0O1KjcvGLsd4Pvk6f++gR+aAHTKFE9xRMkJlCbz9AruaG1Nm6Ye1ANl4qBQs07tFrnv/g15rXgljBqwNJdF9Al9eSTiQt14z5xYKmRvbGlTB32JrR3gLe61lyd4RLQ/x7mojwlUvx/p4u1kAcEVjnjVEK092WgBEKKCKWxLdWwPezh3IN0KbPOnHVOS/ChfVpX4NscMXBaYWPKvIW X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jan 2026 09:22:50.5633 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 29d6f5e0-ae7f-4e93-4049-08de4f60a925 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00025F96.EURPRD83.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB4PR10MB6966 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32mp131.dtsi | 21 +++++++++++++++++++++ arch/arm/boot/dts/st/stm32mp135f-dk.dts | 11 +++++++++++ 2 files changed, 32 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32mp131.dtsi b/arch/arm/boot/dts/st/st= m32mp131.dtsi index fd730aa37c22..26c3b5529582 100644 --- a/arch/arm/boot/dts/st/stm32mp131.dtsi +++ b/arch/arm/boot/dts/st/stm32mp131.dtsi @@ -35,6 +35,7 @@ optee { compatible =3D "linaro,optee-tz"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi: scmi { @@ -42,15 +43,18 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -88,6 +92,7 @@ intc: interrupt-controller@a0021000 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-some-ram; }; =20 timer { @@ -131,6 +136,7 @@ soc { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges; + bootph-all; =20 timers2: timer@40000000 { #address-cells =3D <1>; @@ -791,6 +797,7 @@ rcc: rcc@50000000 { <&scmi_clk CK_SCMI_CSI>, <&scmi_clk CK_SCMI_LSE>, <&scmi_clk CK_SCMI_LSI>; + bootph-all; }; =20 pwr_regulators: pwr@50001000 { @@ -900,6 +907,7 @@ syscfg: syscon@50020000 { compatible =3D "st,stm32mp157-syscfg", "syscon"; reg =3D <0x50020000 0x400>; clocks =3D <&rcc SYSCFG>; + bootph-all; }; =20 lptimer4: timer@50023000 { @@ -1003,6 +1011,7 @@ iwdg2: watchdog@5a002000 { clocks =3D <&rcc IWDG2>, <&scmi_clk CK_SCMI_LSI>; clock-names =3D "pclk", "lsi"; status =3D "disabled"; + bootph-all; }; =20 rtc: rtc@5c004000 { @@ -1020,6 +1029,7 @@ bsec: efuse@5c005000 { reg =3D <0x5c005000 0x400>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp: part_number_otp@4 { reg =3D <0x4 0x2>; @@ -1646,6 +1656,7 @@ usbphyc: usbphyc@5a006000 { vdda1v8-supply =3D <&scmi_reg18>; access-controllers =3D <&etzpc 5>; status =3D "disabled"; + bootph-all; =20 usbphyc_port0: usb-phy@0 { #phy-cells =3D <0>; @@ -1670,6 +1681,7 @@ pinctrl: pinctrl@50002000 { ranges =3D <0 0x50002000 0x8400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioa: gpio@50002000 { gpio-controller; @@ -1681,6 +1693,7 @@ gpioa: gpio@50002000 { st,bank-name =3D "GPIOA"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 0 16>; + bootph-all; }; =20 gpiob: gpio@50003000 { @@ -1693,6 +1706,7 @@ gpiob: gpio@50003000 { st,bank-name =3D "GPIOB"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 16 16>; + bootph-all; }; =20 gpioc: gpio@50004000 { @@ -1705,6 +1719,7 @@ gpioc: gpio@50004000 { st,bank-name =3D "GPIOC"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 32 16>; + bootph-all; }; =20 gpiod: gpio@50005000 { @@ -1717,6 +1732,7 @@ gpiod: gpio@50005000 { st,bank-name =3D "GPIOD"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 48 16>; + bootph-all; }; =20 gpioe: gpio@50006000 { @@ -1729,6 +1745,7 @@ gpioe: gpio@50006000 { st,bank-name =3D "GPIOE"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 64 16>; + bootph-all; }; =20 gpiof: gpio@50007000 { @@ -1741,6 +1758,7 @@ gpiof: gpio@50007000 { st,bank-name =3D "GPIOF"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 80 16>; + bootph-all; }; =20 gpiog: gpio@50008000 { @@ -1753,6 +1771,7 @@ gpiog: gpio@50008000 { st,bank-name =3D "GPIOG"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 96 16>; + bootph-all; }; =20 gpioh: gpio@50009000 { @@ -1765,6 +1784,7 @@ gpioh: gpio@50009000 { st,bank-name =3D "GPIOH"; ngpios =3D <15>; gpio-ranges =3D <&pinctrl 0 112 15>; + bootph-all; }; =20 gpioi: gpio@5000a000 { @@ -1777,6 +1797,7 @@ gpioi: gpio@5000a000 { st,bank-name =3D "GPIOI"; ngpios =3D <8>; gpio-ranges =3D <&pinctrl 0 128 8>; + bootph-all; }; }; }; diff --git a/arch/arm/boot/dts/st/stm32mp135f-dk.dts b/arch/arm/boot/dts/st= /stm32mp135f-dk.dts index 9764a6bfa5b4..a05d458c9b37 100644 --- a/arch/arm/boot/dts/st/stm32mp135f-dk.dts +++ b/arch/arm/boot/dts/st/stm32mp135f-dk.dts @@ -517,9 +517,20 @@ &uart4 { pinctrl-2 =3D <&uart4_idle_pins_a>; /delete-property/dmas; /delete-property/dma-names; + bootph-all; status =3D "okay"; }; =20 +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &uart8 { pinctrl-names =3D "default", "sleep", "idle"; pinctrl-0 =3D <&uart8_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 11:34:14 2026 Received: from AS8PR04CU009.outbound.protection.outlook.com (mail-westeuropeazon11011030.outbound.protection.outlook.com [52.101.70.30]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BA92B3590C6; Fri, 9 Jan 2026 09:22:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.70.30 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950583; cv=fail; b=fxl7KByO07KxLXDSb+H/t7iprtg2vqq6MDFBKnO9n13GA/uHmzLKJqMYJxhQ8dEAGaw6ye7WB603WZhqhbsT/jRN40Jg0wZzwObsCqyfbfb93Uc6Fm3bqhPbG0GCUgBlubfcE/ubPNws2/Wb7i2/pjcWjh6g2jJzWiZlNCTHpys= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950583; c=relaxed/simple; bh=MnY+VvMpbeq/dNPNDDUXLvtIr6G8wJAfuZgLd+sRgPo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=ODufDWEDY7wuicQWIYCPO2beDZOrvN4/02ECWHBJCM0f1GnPUeXFRTcyAcyi5joCK8Pm+doioshYzu3Hxk+C2QQ0otat0EGE5GwuV8Pyk27oRwi4MNfX/f9GJIvfWS4UES9PntcdlAzyLFV+QdY6WayNswyH1xLOCxSPVFBvs4g= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=dqmSd7LJ; arc=fail smtp.client-ip=52.101.70.30 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="dqmSd7LJ" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=UoIeg2tYr9cMqxZXj892JpLmiX5iEqPs0kPOhjaFvRZF4yuXsgXNrvFXWDdAkcj5BGpGAItUsIT2CAdKB/eiabQckJq/s1nqH8zFaIDqrmYc6xZXUqJ3JCbt9wsDp32vhefEQN59/hiZrwAOu2mE6tb9Ev38oTqh2lie8PNu3ivI6Jldr+3ygv2DCIFKu8nzRnYbLAH+ETv7zIyAdXOD6SxdabuG9XTLQXAC//3A8pWoN9WtMXJhtJsg+OZ74OM4pGfujB6g+0OsOzAI/yXBJmVp/57nddtuB/X0/pN4DoJGA6gkTFh46XstBHCwt/b6BeEvWx3/XrxL7PxxY0Bb1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/v7Wc+CiB5AicWEesw07ipFfLSOnijhp/pWCD6xdAlU=; b=l9e7wG85QxydhyL70IfDM8XNxqLR1yZ/zCSZ2GNw/b/LKdjhZCPLwSWOTEKgPWc1PttoYbN5E65Useo2lJz2vJwQ1ihtXXlPj7D1cAS5EdSdHz20QoTXYGDW2xtgw3D8y+OvzQwlrflRK/7Oe7kvbxSlfVqv2MXgGxOiYfP3uhY5r2M10zeARKEIrrD/jTgaR+zJ9J1kUuOTqWo+oFhCJSbsOOVBcAMfAzxw9GO5X6OSmJqfdp7u7DqxIlzgmQ/RuPrC6c5iQvKGiETvNfSS8VTZOwtN0QNipFWJsqNmZY84TZkhhdHVM6xNRSq/MJA/eHhOOGl5eJR6bLWuJscucw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=st-md-mailman.stormreply.com smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/v7Wc+CiB5AicWEesw07ipFfLSOnijhp/pWCD6xdAlU=; b=dqmSd7LJO2yIZnROOLnbySk1Yhj6U/A85PCtu6eS8FAN1rVBF1OkPgrWSoSs/5mAp/E5J/nSY/0Z5/MbOs7jhABSy2pub62yTsyc116qHyHr5LXKVV7zqfA5kcQBQQdOgoCSPAGaljN44TqVytfGL/EPYArvKmJHNMONa3gQ2t3CYIOrlFQmUbkht6MkxPricLBFS0psyP4jiEHua8NYvRrRD5ziev9/zkKcHVhPnkLS3yJc+A4Fcw8yIo8l4kk0Qv8hB0n8ADMwyMJVjVbVm7ACRUex4LnsxF2CPJgvdEyLY8sWPRF8EJah3Kv3UbJ3jzo9HfUPac7WhPswHuWoww== Received: from DU7PR01CA0011.eurprd01.prod.exchangelabs.com (2603:10a6:10:50f::14) by DU4PR10MB8722.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:56c::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.4; Fri, 9 Jan 2026 09:22:51 +0000 Received: from DU6PEPF00009528.eurprd02.prod.outlook.com (2603:10a6:10:50f:cafe::c6) by DU7PR01CA0011.outlook.office365.com (2603:10a6:10:50f::14) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.4 via Frontend Transport; Fri, 9 Jan 2026 09:23:00 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DU6PEPF00009528.mail.protection.outlook.com (10.167.8.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Fri, 9 Jan 2026 09:22:50 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:24:07 +0100 Received: from localhost (10.252.25.201) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:22:50 +0100 From: Patrice Chotard Date: Fri, 9 Jan 2026 10:22:49 +0100 Subject: [PATCH v4 5/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics mp15 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260109-upstream_uboot_properties-v4-5-75e06657c600@foss.st.com> References: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> In-Reply-To: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU6PEPF00009528:EE_|DU4PR10MB8722:EE_ X-MS-Office365-Filtering-Correlation-Id: 4c2a098c-1750-4972-b41b-08de4f60a96b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|36860700013|1800799024|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?B?cGUwcGpoSWp6aEt6LzVxQzlOUlJjOWNkWmJwNTBaRkhQYnZXSTloTXRvMXl0?= =?utf-8?B?K05vZjlpdUYyQkpoS0U5WEZsVkttRWhQMzFSWGRhWkpQbXE1RWtBMU9mS0lM?= =?utf-8?B?TnFZc3RJL2NSVEorUTYxdW1TVGt3OWh2dmcxZWNBYVhuODJQMFJEUkI4Yjgz?= =?utf-8?B?TEVKV09aTVpHS3NEYkJzTktQSDIwSUFpVUpFZW03NFdtOWtSL29yVTVqaTNJ?= =?utf-8?B?WjlPQXRKbmJra1FONjg0MllNTzNKUXRGNjNTYlIrL214THNVYzQ1b0hNVWtZ?= =?utf-8?B?UUQrbjdMelJjK1lMTnhYYWMwY25vWUdPUnpPZW1qTFBtMWxVNEpqcklneW5D?= =?utf-8?B?WnVJbmtvYnB1MG01SlNDZ3ZZUTNMTTFjang0eHQyVHh1dXFJbVIyWThwSTBl?= =?utf-8?B?MmlKY1ZMM1VycnViY29zSHRtMGtLaCtPMzN3TUdWTGc3VEtxMWdRd2NGczh0?= =?utf-8?B?SkY2MkxkdkxHaGlDQzh3S0VlS21vS0R6VFZQVWtFZkx6cUUvUVo4dERFcDJV?= =?utf-8?B?cG9UZDZqU3ozZkh1dXJtclBCU0xoV2FzdjMvWG9lejVuVnNMR2hkazRzQWdQ?= =?utf-8?B?OWdvdUphT1hPMDlVNlYwTTVsT0c5RkJuV0dJZHJFcHBYOUJLcXFINDhDVTl6?= =?utf-8?B?SUh0WXUyMjRqNU1ZdHRqeTlDckhoeS81N0hEMmNBc3g5MzZNOUJmWTJoOHJJ?= =?utf-8?B?TFA5V1FpUmhIY0dZMllicmU1SjB2ak1wWG4rdjVMd0w0WElUR1lqODFld1hk?= =?utf-8?B?QVFqSDNGSFRYVW5MdWI0NmRjcmx3K2FvSU4rb2J0bW1RNlZNaDJETHNMVy81?= =?utf-8?B?ZmFUcFJXMkhiQ1c3YlBZT1d4QWtRdmhRRHlwa0tZSEN6RWVlY0xtY1Z2bEkv?= =?utf-8?B?UFFDeGd1aHl5blZJNHRpWk41cXl2K3Y5OUNqU2tLRjNHMTY2eEFXTmN1ektz?= =?utf-8?B?WWo3clVpYk5adGlLaGExaW9EanIwb25YOGtTdEtrN05BMmxXQ3VWNDFOeW5q?= =?utf-8?B?V3hpZjNnNm52dHJ0ajRCdlZ0VFBjRUQrYkxhMllXSWduOFdXemFFdVU3ZFo4?= =?utf-8?B?VHNuWnRxTWlLK2RBcjRVQ3BSWS81MWp3ZDEyNnM1MXdId2tya01IWXp4NnlE?= =?utf-8?B?R1VPWVprYUxhd0p1RjU3bTZiVTk4SFNDUE1vdllUMUFYSFA0Z2E3elRSU2Fy?= =?utf-8?B?Zlp0d1RiM3VETU1KeGpFVGdqeDNONzJjUXYrRGp3VlR2SnMyUC9ydFdLa0F2?= =?utf-8?B?MUZTQVBZeE5DdVgxa1RuTHRBcEVaRFBDVEdzN2lndjNYNk45eGNUUEZMdXlR?= =?utf-8?B?b3kvc0p6Z1UyTWZZbExLclJ3ZFhRZGRSSER3cGUyd29PTm5vQStiMHE3bW8r?= =?utf-8?B?NnJRa1B3NWg5UmFyaXUvSVZScUE0QWN4YnJXRm96VGVLNHF5eXlzMmpYRHhR?= =?utf-8?B?Z1liTi8wdjIxNmwrbW9LRHBOMGpzZVVRLzdFVVA0Vi9peFEzc2taZDd3NXFB?= =?utf-8?B?cjNmRUNqVzd6cXg5MDBIRXNiaDFWUDBJVm92RlJvYTlvYnNvMWdvRCszZVZq?= =?utf-8?B?dWFUUDRDZ1oydmtLaDhpQzNVaVFPQzQ4RjkxTUNOVGVIS1V3cnY2N2FoeGNJ?= =?utf-8?B?TGJBeEkyWXNKRlowT2Qvb1VFWk1XeTQ1REMvWkQ2c3lYemd1dmw2YUt0TUVt?= =?utf-8?B?R3RpdGZ5RCt0c08zRWtORk1tc0dMakhXanc4dzYzUmMzWFNGTFYvYzhWcGNL?= =?utf-8?B?cVg3OTJ2WHBsY3lhTHBxS1FReXVJRnk0WFRINFdlaTFMS3pxcGpzV3VXdWtX?= =?utf-8?B?c1FGeEVWVUtpcWZhSGxEMlNzWnBJa3Zwa1duRjR5aGJNdGlPeC8rdlpKaVpV?= =?utf-8?B?OU1ZaGIxSEpDeW9xSkxEY00zN0VVNDBrRkJubUsyMXN2RzRZWXlBMXZGQTdx?= =?utf-8?B?cDBJVnJYbXdjUXNmbk9wcnlzVk44OHk4RElnZkNncWE2eXJyTkhGcFFPWGlI?= =?utf-8?B?K0pBUmJEOEY2QjFrNXVVQjNaeHNUMXlWdU1WeTJVZHJpUHVrNEx6NWk4NDFj?= =?utf-8?B?ck12dHpDaEN4eG42d01aT2o2U2Q0bUhzRzE3NndoY1VLdVkvbitDaHgvUHVo?= =?utf-8?Q?D6ps=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(36860700013)(1800799024)(82310400026);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 82fyded2gJfGQJkPUKgRi/c5ABGCFZ7J1a1u3cRky8VtUe/uP7nHaRxzvLjnvxwtb635FQNES0ZbNmSBHQD+/wpoDbug6FsFLZno1ExSyRmfyHnpoRnjyMrCT87+sza6CxZt3/09rfNcbbl+YnuI0hAfh9J26paHsCsG3nBxy/1cb4fS6rXoJsKJFMyK0U9A4I5FNYbi0HMZTcUXYDNh4ZkrBvSjTiABq/YPBE5IxAzxkCyzhISoHrq/03zVdgHyfrIB4NZEc28a1U5a6jhlWOT+yoh46VMPuBr3RpmS4bT+7G7O3Cf9HEPKggTCCXII8fDQdoiyyrW7I1g22gkP76hCFq7X3pgpKqEh5ce99g7UVZThvK1no8kAOnPSeHC9sD5XdWCE1EK/dms9bc12jZyFx4dB8p7C8III+zBgTXq+3X/NgzEPfUxF5qz7pmiAbjrEMxNl6z7b85Yrx+tv1otTfmpKMJXGfGkSfeSAPoX7Bbgnby9wTDUlL8lWCq+YNwdaZ5BCEsha6sX+UFWFa2fvBI0I0Xm6f4Wjtan96nkCS+pkWAUoQWcRAshgvL5nzdKzZkGQLZX0wHzbiWGvX19eI2jVVQdN1p19uQ7DZ83k5FsgY1ySdLUl5mq4FIYAyfBKusfo8Hl9PASN2JDeqFnXjaT1ons91vZMf3lntj0V6UxwWEknFhEjYiS9Vf+k X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jan 2026 09:22:50.9903 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4c2a098c-1750-4972-b41b-08de4f60a96b X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF00009528.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR10MB8722 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32mp15-scmi.dtsi | 2 + arch/arm/boot/dts/st/stm32mp151.dtsi | 29 +++++++++++++ arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts | 14 +++++++ arch/arm/boot/dts/st/stm32mp157a-dk1.dts | 43 +++++++++++++++++++ arch/arm/boot/dts/st/stm32mp157c-dk2.dts | 43 +++++++++++++++++++ arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts | 14 +++++++ arch/arm/boot/dts/st/stm32mp157c-ed1.dts | 60 +++++++++++++++++++++++= ++++ arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts | 25 +++++++++++ arch/arm/boot/dts/st/stm32mp157c-ev1.dts | 36 ++++++++++++++++ 9 files changed, 266 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi b/arch/arm/boot/dts/s= t/stm32mp15-scmi.dtsi index 98552fe45d4e..4bac528e07e3 100644 --- a/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi @@ -13,6 +13,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-some-ram; }; =20 scmi: scmi { @@ -20,6 +21,7 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-some-ram; =20 scmi_clk: protocol@14 { reg =3D <0x14>; diff --git a/arch/arm/boot/dts/st/stm32mp151.dtsi b/arch/arm/boot/dts/st/st= m32mp151.dtsi index b1b568dfd126..7abee7ce0580 100644 --- a/arch/arm/boot/dts/st/stm32mp151.dtsi +++ b/arch/arm/boot/dts/st/stm32mp151.dtsi @@ -33,6 +33,7 @@ arm-pmu { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-some-ram; }; =20 intc: interrupt-controller@a0021000 { @@ -54,34 +55,41 @@ timer { }; =20 clocks { + bootph-all; + clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <24000000>; + bootph-all; }; =20 clk_hsi: clk-hsi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <64000000>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_lsi: clk-lsi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32000>; + bootph-all; }; =20 clk_csi: clk-csi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <4000000>; + bootph-all; }; }; =20 @@ -122,6 +130,7 @@ soc { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges; + bootph-all; =20 ipcc: mailbox@4c001000 { compatible =3D "st,stm32mp1-ipcc"; @@ -142,11 +151,13 @@ rcc: rcc@50000000 { reg =3D <0x50000000 0x1000>; #clock-cells =3D <1>; #reset-cells =3D <1>; + bootph-all; }; =20 pwr_regulators: pwr@50001000 { compatible =3D "st,stm32mp1,pwr-reg"; reg =3D <0x50001000 0x10>; + bootph-all; =20 reg11: reg11 { regulator-name =3D "reg11"; @@ -354,6 +365,7 @@ ltdc: display-controller@5a001000 { clocks =3D <&rcc LTDC_PX>; clock-names =3D "lcd"; resets =3D <&rcc LTDC_R>; + bootph-some-ram; status =3D "disabled"; }; =20 @@ -364,6 +376,7 @@ iwdg2: watchdog@5a002000 { clock-names =3D "pclk", "lsi"; interrupts-extended =3D <&exti 46 IRQ_TYPE_LEVEL_HIGH>; wakeup-source; + bootph-all; status =3D "disabled"; }; =20 @@ -404,6 +417,8 @@ bsec: efuse@5c005000 { reg =3D <0x5c005000 0x400>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; + part_number_otp: part-number-otp@4 { reg =3D <0x4 0x1>; }; @@ -1876,6 +1891,7 @@ pinctrl: pinctrl@50002000 { ranges =3D <0 0x50002000 0xa400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioa: gpio@50002000 { gpio-controller; @@ -1885,6 +1901,7 @@ gpioa: gpio@50002000 { reg =3D <0x0 0x400>; clocks =3D <&rcc GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -1896,6 +1913,7 @@ gpiob: gpio@50003000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -1907,6 +1925,7 @@ gpioc: gpio@50004000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1918,6 +1937,7 @@ gpiod: gpio@50005000 { reg =3D <0x3000 0x400>; clocks =3D <&rcc GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -1929,6 +1949,7 @@ gpioe: gpio@50006000 { reg =3D <0x4000 0x400>; clocks =3D <&rcc GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -1940,6 +1961,7 @@ gpiof: gpio@50007000 { reg =3D <0x5000 0x400>; clocks =3D <&rcc GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -1951,6 +1973,7 @@ gpiog: gpio@50008000 { reg =3D <0x6000 0x400>; clocks =3D <&rcc GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -1962,6 +1985,7 @@ gpioh: gpio@50009000 { reg =3D <0x7000 0x400>; clocks =3D <&rcc GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -1973,6 +1997,7 @@ gpioi: gpio@5000a000 { reg =3D <0x8000 0x400>; clocks =3D <&rcc GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; =20 @@ -1984,6 +2009,7 @@ gpioj: gpio@5000b000 { reg =3D <0x9000 0x400>; clocks =3D <&rcc GPIOJ>; st,bank-name =3D "GPIOJ"; + bootph-all; status =3D "disabled"; }; =20 @@ -1995,6 +2021,7 @@ gpiok: gpio@5000c000 { reg =3D <0xa000 0x400>; clocks =3D <&rcc GPIOK>; st,bank-name =3D "GPIOK"; + bootph-all; status =3D "disabled"; }; }; @@ -2006,6 +2033,7 @@ pinctrl_z: pinctrl@54004000 { ranges =3D <0 0x54004000 0x400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioz: gpio@54004000 { gpio-controller; @@ -2016,6 +2044,7 @@ gpioz: gpio@54004000 { clocks =3D <&rcc GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; }; diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157a-dk1-scmi.dts index 847b360f02fc..f721c398e576 100644 --- a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts @@ -85,3 +85,17 @@ &rng1 { &rtc { clocks =3D <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>; }; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1.dts b/arch/arm/boot/dts/s= t/stm32mp157a-dk1.dts index 0da3667ab1e0..c4581e28504a 100644 --- a/arch/arm/boot/dts/st/stm32mp157a-dk1.dts +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1.dts @@ -23,3 +23,46 @@ chosen { stdout-path =3D "serial0:115200n8"; }; }; + +&i2c4 { + bootph-all; +}; + +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + +&pmic { + bootph-all; +}; + +&sdmmc1 { + bootph-pre-ram; +}; + +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts b/arch/arm/boot/dts/s= t/stm32mp157c-dk2.dts index 1ec3b8f2faa9..4fc670bb4cb0 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-dk2.dts @@ -79,6 +79,17 @@ touchscreen@38 { }; }; =20 +&i2c4 { + bootph-all; +}; + +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + <dc { status =3D "okay"; =20 @@ -93,6 +104,10 @@ ltdc_ep1_out: endpoint@1 { }; }; =20 +&pmic { + bootph-all; +}; + &rtc { pinctrl-names =3D "default"; pinctrl-0 =3D <&rtc_rsvd_pins_a>; @@ -103,6 +118,20 @@ rtc_lsco_pins_a: rtc-lsco-0 { }; }; =20 +&sdmmc1 { + bootph-pre-ram; +}; + +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + /* Wifi */ &sdmmc2 { pinctrl-names =3D "default", "opendrain", "sleep"; @@ -127,6 +156,20 @@ brcmf: wifi@1 { }; }; =20 +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + /* Bluetooth */ &usart2 { pinctrl-names =3D "default", "sleep", "idle"; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157c-ed1-scmi.dts index 6f27d794d270..00d4855f9a85 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts @@ -90,3 +90,17 @@ &rng1 { &rtc { clocks =3D <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>; }; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts b/arch/arm/boot/dts/s= t/stm32mp157c-ed1.dts index f6c478dbd041..f63a3d68d2b4 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1.dts @@ -168,7 +168,9 @@ &i2c4 { i2c-scl-rising-time-ns =3D <185>; i2c-scl-falling-time-ns =3D <20>; clock-frequency =3D <400000>; + bootph-all; status =3D "okay"; + /* spare dmas for other usage */ /delete-property/dmas; /delete-property/dma-names; @@ -179,6 +181,7 @@ pmic: stpmic@33 { interrupts-extended =3D <&gpioa 0 IRQ_TYPE_EDGE_FALLING>; interrupt-controller; #interrupt-cells =3D <2>; + bootph-all; status =3D "okay"; =20 regulators { @@ -314,6 +317,13 @@ watchdog { }; }; =20 +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + &ipcc { status =3D "okay"; }; @@ -365,9 +375,30 @@ &sdmmc1 { sd-uhs-sdr25; sd-uhs-sdr50; sd-uhs-ddr50; + bootph-pre-ram; status =3D "okay"; }; =20 +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&sdmmc1_dir_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + &sdmmc2 { pinctrl-names =3D "default", "opendrain", "sleep"; pinctrl-0 =3D <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; @@ -381,9 +412,27 @@ &sdmmc2 { vmmc-supply =3D <&v3v3>; vqmmc-supply =3D <&vdd>; mmc-ddr-3_3v; + bootph-pre-ram; status =3D "okay"; }; =20 +&sdmmc2_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&sdmmc2_d47_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &timers6 { status =3D "okay"; /* spare dmas for other usage */ @@ -399,11 +448,22 @@ &uart4 { pinctrl-0 =3D <&uart4_pins_a>; pinctrl-1 =3D <&uart4_sleep_pins_a>; pinctrl-2 =3D <&uart4_idle_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; =20 +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { vbus-supply =3D <&vbus_otg>; }; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157c-ev1-scmi.dts index 6ae391bffee5..bcf80f76d6bc 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts @@ -77,6 +77,31 @@ &optee { interrupts =3D ; }; =20 +&qspi { + bootph-pre-ram; +}; + +&qspi_clk_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &rcc { compatible =3D "st,stm32mp1-rcc-secure", "syscon"; clock-names =3D "hse", "hsi", "csi", "lse", "lsi"; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts b/arch/arm/boot/dts/s= t/stm32mp157c-ev1.dts index 8f99c30f1af1..879436cbb72d 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1.dts @@ -262,6 +262,7 @@ &qspi_bk2_sleep_pins_a reg =3D <0x58003000 0x1000>, <0x70000000 0x4000000>; #address-cells =3D <1>; #size-cells =3D <0>; + bootph-pre-ram; status =3D "okay"; =20 flash0: flash@0 { @@ -283,6 +284,41 @@ flash1: flash@1 { }; }; =20 +&qspi_clk_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_cs1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_cs2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &sdmmc3 { pinctrl-names =3D "default", "opendrain", "sleep"; pinctrl-0 =3D <&sdmmc3_b4_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 11:34:14 2026 Received: from PA4PR04CU001.outbound.protection.outlook.com (mail-francecentralazon11013021.outbound.protection.outlook.com [40.107.162.21]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E72BC3590CB; Fri, 9 Jan 2026 09:22:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.162.21 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950580; cv=fail; b=X6qYwQpZZLwlIlqmb47BGBPyUrQnVMTjl9V0S2cXrNBSDXMBonwLWUXMl6hAqkye6Q6L/1s5MbuYio2DIvjIUuaCsY4PntLHslYrPnKIEiNUb6OsYEjsHz+p/e+MabKLd7UF34KXSOXCQEiG9TnLaMm0gM5IE0WGlqana9EpWC8= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767950580; c=relaxed/simple; bh=59QYkgeoeD+YGQqAXqJ7s4vzuBeXlULolxVWyBdrl8Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=UeA6DVT8u5qwirMRox9+LehOzuH7F5+zk1WPi3+sUTzZOvZCCp7xsK06gj4Uwr0L7Lrw2uhNfyaLfC/MhkQmWleM7U6I/X4ZPCqxby570XcLBJdmv+c3hlnHhSUT3B7snGhiHujBfJ5bColjfc9MfDznY+TatLdQojcXDwvgAOQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=Rmt13KLi; arc=fail smtp.client-ip=40.107.162.21 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="Rmt13KLi" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=hlZNhSUPW9OSSI7CfqaUpoWdJSv0KGFfA43ZFp863inzgxJfweUHsGhWT+/TkgJUiO6jMTEod+5wF8M+B5+UDQiue2ylgKYgB7hsDHkRkuLZ30+1ZKkv4T5ZHwLURfcXp1vw0cUrHzC/EbQXCOnFB7sS2pz14x4ES5F7s9asMRKSm+Gv9TJFN/h1YCrEqjPmAHJT1VKrDw9zLYQ0mFOz3ph99LUqLoFseyTzGLvybBMzId+xAnMcXXh1L6fCZ8KWcS2c5nJTIRco2M/mXb798qWvypGHaqn8N1MLruJZi1a47Cj1yX/2fVZ+IZqq4jJHd4oqGzBZnjLZlEdg/Yn9xQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dZugsS+tHnNywp5S6uKc3HI/D/+udKkAhPp8i6ASyKU=; b=JgpWWZI2CiQl6yOx1LXp8b4oluHtjscPOJqmBXNbi3w/vq7ksNLfdDJJUMj+iJPESNovPio16CSShok2EUzEDZoH8v0JBsWDogtkkGGjZU/ow7+kORCrxOD/9zDGPyv+YVokM1ZbORlBhID8PXNSrQ9YrAeeZ1ri0UKADlpJbLQ/Fz7WRy3LaI2x8HTGnTVzflkSpyKkSJFo7BzMFIQlTNazN61ltVdDLOiLZqHXv5OxgEazOCDtEd0nPxlqqiGLT5JhjWOGIwFAOe3pUxvwaIWqaMwOagzbpIe9fXn0K8vqBjMHp1UoBxs1B4nKLOMG6fZL7MtltKNP+HDgpNy1YQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=st-md-mailman.stormreply.com smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dZugsS+tHnNywp5S6uKc3HI/D/+udKkAhPp8i6ASyKU=; b=Rmt13KLit0Dv+XF12Yq8dPtqnrqFKSRstw4H7yGvvR6HMeaaomFn5aL+vwhFzpIrbgODoZ0RXoyA9pxBsdSQUD4fx7jV9g9w9X6sEhuJ+QOkScyJVbMuazCvhJLAwnVaLffpbs3zpfX11Ah/kHjzoB8U8SO72JAF94xH+YzBCJmGgOPhpatsu9TGRGaN69VBJXKpkXmec8cP148lrt0qEHmzxdRXI4IpgPM6YPcwNU4aoZ8EubYm7Mj7IXxLDDzRkYMjdXqHD781wr3qCyYSeX6Eh6hUaQePbCrgkrBCTOywhMKljJxPxTswnlTdLQ7dTO0qRisK7OpjMxskOWhWiw== Received: from AM9P193CA0026.EURP193.PROD.OUTLOOK.COM (2603:10a6:20b:21e::31) by DB4PR10MB6237.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:383::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.4; Fri, 9 Jan 2026 09:22:52 +0000 Received: from AM4PEPF00025F96.EURPRD83.prod.outlook.com (2603:10a6:20b:21e::4) by AM9P193CA0026.outlook.office365.com (2603:10a6:20b:21e::31) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.3 via Frontend Transport; Fri, 9 Jan 2026 09:22:39 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AM4PEPF00025F96.mail.protection.outlook.com (10.167.16.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.0 via Frontend Transport; Fri, 9 Jan 2026 09:22:51 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Fri, 9 Jan 2026 10:24:06 +0100 Received: from localhost (10.252.25.201) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 9 Jan 2026 10:22:50 +0100 From: Patrice Chotard Date: Fri, 9 Jan 2026 10:22:50 +0100 Subject: [PATCH v4 6/6] arm64: dts: st: Add boot phase tags for STMicroelectronics mp2 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260109-upstream_uboot_properties-v4-6-75e06657c600@foss.st.com> References: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> In-Reply-To: <20260109-upstream_uboot_properties-v4-0-75e06657c600@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM4PEPF00025F96:EE_|DB4PR10MB6237:EE_ X-MS-Office365-Filtering-Correlation-Id: 088764c3-ea22-4bf6-6a4b-08de4f60a9da X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|376014|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?M0lEUUNRRldPVDJ5Mm9pc1c0SDNaSzFmSDMzWWtrZCtnQ2pjT2daQmkxVjk5?= =?utf-8?B?YzVvc0paWGt6bXhhY2JadW94SE1HejZja01QKyt5MUJlOVA1dFhLSHNKZko2?= =?utf-8?B?bHkwQjFzSGZtN1Q0Y3lDT0RvNlI1RHdCWW9WZW1jaVZoTGgxYzVHRHBaTStu?= =?utf-8?B?U3UrUHlJM29BT2U1VDI5UWxuK3Ztc21VRVVkUmVsUDJlU1UyVFBqQWlHS0Rq?= =?utf-8?B?M2dtamFPTmlOOVdNSTl5dzRwWk4ya3lEbXpqMTBNdlN0M1BndmxsU0xMak01?= =?utf-8?B?WnBPb0FCd1A1WmFpT1FQejQ5M1AwM3dOMk5taDNkNWhIZWVOQ3huZ0p5RzdB?= =?utf-8?B?aWlUSTJIVG42N0hjd1BLTEw1S0RzSUxzUmszS1Y0cG5sell4WXVHVXgzbnVi?= =?utf-8?B?WmZkbS9zZk5qT2YrTUk4K0VwVjl5bVVxMG9mSDE3QmhRUXp4VnRqZzBEOUIv?= =?utf-8?B?dDQ4dWV1TDF5b3o0L25KMjJYOFloOExzZVZZQVVybCt4WDVUaHV3bzVHd0JP?= =?utf-8?B?TnA5a1N2MWtSaDM5NjNNV2JrZnQ1ZUZYbTI1WEdiV3YwTHNDTkJoLzg2SVc5?= =?utf-8?B?YnNCSEN2ZVFyRXJLN0ZVYW16bDJoSDlPK0NTVnR3UzFHWWVvQW5tNFM0S05y?= =?utf-8?B?bE53VWJpbzFKbThiTFNmdWNxd3Q3Qm5NRElRejk0Y29zZkZiakxVYTU2OXhU?= =?utf-8?B?KzNaS1F3TUdXSW03aG1aalV1Z21Ud1RIVkpsTW9rRG40cGt0cDZLUW1VZ2NV?= =?utf-8?B?YlNrT085SFVrV1BmT3kvVlhGNDNvRHlRKzEvOXN4bDMyVm1aTlF0QVVjUkxJ?= =?utf-8?B?dUdDUDRaMjFuQ3Z6YXl1N2E5UXBGUzF1V2tWVUdMSG5xd3B4ZExXLzVRcFl5?= =?utf-8?B?SXlTdElnUmp6MDFTZFpLdkRGTG5aeUJFNHhldTZobkdnVm1mNGl3cjA0dVg2?= =?utf-8?B?RVdmTU9tc2I3eS9Dd1pvdDNqb0NKUjRvRGRsbnNzTzlLMDZvWFVoZXFTY202?= =?utf-8?B?Ukp3V0xNZ3RGR29ITkVWc2VBckpvcmREakJFK0ozNjd3SUNacFBJanFheTlq?= =?utf-8?B?YzZ0ZlJ1Zm1kQTRFeTZ5ZzhWS2RqRSt6Nzgvbk5sR1hiTUl4VldwRTJpMzNi?= =?utf-8?B?ZmhYL09SZ3RSa05iSG9ZaWtMdXVBTFpMVjZURm5sWElMYWtweDcyc0xpSnhZ?= =?utf-8?B?YjVUTjc2ZHRmSGtTN2M2RjdJWFI1Vm02WFp0U0ZQMGJFYnpaQmN4SE0zUVlG?= =?utf-8?B?N3owOWhvRXQxbnFiUTAzQmQrRTdXdktsRXQvS0hDTkVRVFcrd1oxTVdrdWwr?= =?utf-8?B?dVE4dE5LWDVXbFhqbGc3eGRSclIyTFJ2a1Z0VGpUck41VHlhaXhxYmhPV1lx?= =?utf-8?B?NFoxQ0ZzclYrWGI3WUxtOFkzbnE2amYvdW0rZzRJRmpNMlJJUXcrTDA2TzZC?= =?utf-8?B?cGdEQW81M3E5ZjIwb0ptTVQzcnArVVh1Vm5LR0lHOUx5RlBXS0ZlNnhuRGY5?= =?utf-8?B?cDl1bHpyV29OcWVuOGdnSk42eDNUeC96ZGpaK2xrckZ3SkMwOVhkRWphQThY?= =?utf-8?B?WXdHZDJxRWVvNDhTb1Y2RlN0QW5VVG01dnJMWXhmZ3ZBRktXNm9sdC8rNGwy?= =?utf-8?B?UHhKZ1F3MmJlZDNmLzFwNWRnRVdXYXZDMUhKTkFMU214dXNFcGRnREZ6UGNz?= =?utf-8?B?Szd2K1BmcG5FNXh0SmJXdWtHVkJ3MmNBYlI3eXlzeEM0UVFET0FqQ3NWQWxN?= =?utf-8?B?OEh6ZjNCQ1ZXNjEyaHc5L0QyZ2F3RFNTc0VGODRRS3dTMHdVOEo3WDMxVjMw?= =?utf-8?B?SCtJdUphV1NQSGMxNmlqNDk5Q2dBY2dWZFhRU0krdGdDZXEwTE9TSHE2a2pC?= =?utf-8?B?ZlpPOTJabHVuQ2hBMWpFWjdzMzdWNEpBYzd1a2htVURsbjNnUVdrN1hMdGRV?= =?utf-8?B?ajhvNzFOSjdVRU8xTXRuMmNzR2NGTTd6S09CYktib2pOS1lIZGpUUTZ3Ry9Y?= =?utf-8?B?SGd2SDZXRFdFTlpKWnVuREpGQzB2RmhoZjJCNXRwaDJCVDhqcUZ5QlRBOTNy?= =?utf-8?B?Z2ZqOHQ4WFVpN2gwU0ZNT3NPN3hMM2Fmdjh3Tm1WQjRIcDdNcktsQ3RQajU3?= =?utf-8?Q?58QQ=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(376014)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: G1gNXv8QHsXAe/+qFcqzFZuu/g/vU4wnQAjWm9IIRAewrgIkJl63qUkI4dJoROJUUBjLPwQIgcHmNmBL7+mfeWI9wMiH9+jGa9HX3gm5+iJLJ68I6JhMiqxUIUI1wlzFbAELxI0tbRNqcjE3Y6lj78RBsYeUOKRBewN5LKnZMYJb6JGt48/dwxv1QhgSMzYyeiPLiPs2HTmIXWzhieEjOt+aaVWosP/JN5vrWpnQzrve9TKq0ahcAIIFTIcrlDfyStBMsyFNzZb0KY4xmNJ99CPuHeSsKyiD1JaFgdYbrPubikSuVl3FXttE3rCRCME5iZO6ZiDGQzxK8HMbMdYFRJen271tJCS5e2st3wKUGp92ilNVGEnQLGvNukZdnbcpAt/5X/xsy+XNAFvyDwy+UdI6n7UbD1id9IfCS2d39iBX2Q/7iDPYoyJxRwWx/JOtJy9GO/ZZKB60Y1wC8FHQWgALUJXzlWiVWzKEx90wHhDKPCFHZBRV178ik1kiiXaASPSRUvshw4EpaPddaHb2rn9YM/7sxbApnuXff9rowM8l/RlRFYuJ2w02bW+WBtsusHCoWQJO1tbk7PKuj9IjOfMoQJFxrRwWcC5UvOpQz4bVTNRHZHEFO/AMGE97eJGZaOHTfl7o7ufBKS//+6IQJf3K4ABWjq7FaC2ERixaEhWrFGlT8aqiMuYgPvb8Ch/T X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jan 2026 09:22:51.7469 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 088764c3-ea22-4bf6-6a4b-08de4f60a9da X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00025F96.EURPRD83.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB4PR10MB6237 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm64/boot/dts/st/stm32mp211.dtsi | 7 +++++++ arch/arm64/boot/dts/st/stm32mp215f-dk.dts | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 22 ++++++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp235f-dk.dts | 11 +++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 25 +++++++++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp255.dtsi | 3 ++- arch/arm64/boot/dts/st/stm32mp257f-dk.dts | 11 +++++++++++ arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 11 +++++++++++ 8 files changed, 90 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/st/stm32mp211.dtsi b/arch/arm64/boot/dts/s= t/stm32mp211.dtsi index bf888d60cd4f..81b6a71fc032 100644 --- a/arch/arm64/boot/dts/st/stm32mp211.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi @@ -50,6 +50,7 @@ firmware { optee { compatible =3D "linaro,optee-tz"; method =3D "smc"; + bootph-all; }; =20 scmi: scmi { @@ -57,15 +58,18 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; }; }; @@ -73,6 +77,7 @@ scmi_reset: protocol@16 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; }; =20 timer { @@ -92,6 +97,7 @@ soc@0 { interrupt-parent =3D <&intc>; #address-cells =3D <1>; #size-cells =3D <2>; + bootph-all; =20 rifsc: bus@42080000 { compatible =3D "simple-bus"; @@ -100,6 +106,7 @@ rifsc: bus@42080000 { dma-ranges; #address-cells =3D <1>; #size-cells =3D <2>; + bootph-all; =20 usart2: serial@400e0000 { compatible =3D "st,stm32h7-uart"; diff --git a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp215f-dk.dts index 7bdaeaa5ab0f..bc366639744a 100644 --- a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp215f-dk.dts @@ -45,5 +45,6 @@ &arm_wdt { }; =20 &usart2 { + bootph-all; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/st/stm32mp231.dtsi b/arch/arm64/boot/dts/s= t/stm32mp231.dtsi index 88e214d395ab..075b4419d3ae 100644 --- a/arch/arm64/boot/dts/st/stm32mp231.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp231.dtsi @@ -57,6 +57,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi { @@ -64,15 +65,18 @@ scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -114,6 +118,7 @@ scmi_vdda18adc: regulator@7 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; =20 cpu0_pd: power-domain-cpu0 { #power-domain-cells =3D <0>; @@ -146,6 +151,7 @@ soc@0 { interrupt-parent =3D <&intc>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 hpdma: dma-controller@40400000 { compatible =3D "st,stm32mp25-dma3"; @@ -223,6 +229,7 @@ rifsc: bus@42080000 { #address-cells =3D <1>; #size-cells =3D <1>; #access-controller-cells =3D <1>; + bootph-all; =20 i2s2: audio-controller@400b0000 { compatible =3D "st,stm32mp25-i2s"; @@ -760,6 +767,7 @@ bsec: efuse@44000000 { reg =3D <0x44000000 0x1000>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp@24 { reg =3D <0x24 0x4>; @@ -857,6 +865,7 @@ rcc: clock-controller@44200000 { <&scmi_clk CK_SCMI_PLL3>, <&clk_dsi_txbyte>; access-controllers =3D <&rifsc 156>; + bootph-all; }; =20 exti1: interrupt-controller@44220000 { @@ -955,6 +964,7 @@ exti1: interrupt-controller@44220000 { syscfg: syscon@44230000 { compatible =3D "st,stm32mp23-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; + bootph-all; }; =20 pinctrl: pinctrl@44240000 { @@ -965,6 +975,7 @@ pinctrl: pinctrl@44240000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioa: gpio@44240000 { reg =3D <0x0 0x400>; @@ -974,6 +985,7 @@ gpioa: gpio@44240000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -985,6 +997,7 @@ gpiob: gpio@44250000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -996,6 +1009,7 @@ gpioc: gpio@44260000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1007,6 +1021,7 @@ gpiod: gpio@44270000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -1018,6 +1033,7 @@ gpioe: gpio@44280000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -1029,6 +1045,7 @@ gpiof: gpio@44290000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -1040,6 +1057,7 @@ gpiog: gpio@442a0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -1051,6 +1069,7 @@ gpioh: gpio@442b0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -1062,6 +1081,7 @@ gpioi: gpio@442c0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; }; @@ -1084,6 +1104,7 @@ pinctrl_z: pinctrl@46200000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioz: gpio@46200000 { reg =3D <0 0x400>; @@ -1094,6 +1115,7 @@ gpioz: gpio@46200000 { clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/st/stm32mp235f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp235f-dk.dts index c3e688068223..391494eda5e6 100644 --- a/arch/arm64/boot/dts/st/stm32mp235f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp235f-dk.dts @@ -130,7 +130,18 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index a8e6e0f77b83..0cc3ac8bb584 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -66,6 +66,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi { @@ -73,15 +74,18 @@ scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -142,6 +146,7 @@ v2m0: v2m@48090000 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; =20 CPU_PD0: power-domain-cpu0 { #power-domain-cells =3D <0>; @@ -174,6 +179,7 @@ soc@0 { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges =3D <0x0 0x0 0x0 0x80000000>; + bootph-all; =20 hpdma: dma-controller@40400000 { compatible =3D "st,stm32mp25-dma3"; @@ -305,6 +311,7 @@ rifsc: bus@42080000 { #size-cells =3D <1>; #access-controller-cells =3D <1>; ranges; + bootph-all; =20 timers2: timer@40000000 { compatible =3D "st,stm32mp25-timers"; @@ -1577,6 +1584,7 @@ ltdc: display-controller@48010000 { clock-names =3D "lcd", "bus"; resets =3D <&rcc LTDC_R>; access-controllers =3D <&rifsc 80>; + bootph-all; status =3D "disabled"; }; =20 @@ -1738,6 +1746,7 @@ bsec: efuse@44000000 { reg =3D <0x44000000 0x1000>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp@24 { reg =3D <0x24 0x4>; @@ -1842,6 +1851,7 @@ rcc: clock-controller@44200000 { <&scmi_clk CK_SCMI_PLL3>, <&clk_dsi_txbyte>; access-controllers =3D <&rifsc 156>; + bootph-all; }; =20 exti1: interrupt-controller@44220000 { @@ -1941,6 +1951,7 @@ syscfg: syscon@44230000 { compatible =3D "st,stm32mp25-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; #clock-cells =3D <0>; + bootph-all; }; =20 pinctrl: pinctrl@44240000 { @@ -1951,6 +1962,7 @@ pinctrl: pinctrl@44240000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioa: gpio@44240000 { gpio-controller; @@ -1960,6 +1972,7 @@ gpioa: gpio@44240000 { reg =3D <0x0 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -1971,6 +1984,7 @@ gpiob: gpio@44250000 { reg =3D <0x10000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -1982,6 +1996,7 @@ gpioc: gpio@44260000 { reg =3D <0x20000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1993,6 +2008,7 @@ gpiod: gpio@44270000 { reg =3D <0x30000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -2004,6 +2020,7 @@ gpioe: gpio@44280000 { reg =3D <0x40000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -2015,6 +2032,7 @@ gpiof: gpio@44290000 { reg =3D <0x50000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -2026,6 +2044,7 @@ gpiog: gpio@442a0000 { reg =3D <0x60000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -2037,6 +2056,7 @@ gpioh: gpio@442b0000 { reg =3D <0x70000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -2048,6 +2068,7 @@ gpioi: gpio@442c0000 { reg =3D <0x80000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; =20 @@ -2059,6 +2080,7 @@ gpioj: gpio@442d0000 { reg =3D <0x90000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOJ>; st,bank-name =3D "GPIOJ"; + bootph-all; status =3D "disabled"; }; =20 @@ -2070,6 +2092,7 @@ gpiok: gpio@442e0000 { reg =3D <0xa0000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOK>; st,bank-name =3D "GPIOK"; + bootph-all; status =3D "disabled"; }; }; @@ -2092,6 +2115,7 @@ pinctrl_z: pinctrl@46200000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioz: gpio@46200000 { gpio-controller; @@ -2102,6 +2126,7 @@ gpioz: gpio@46200000 { clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; }; diff --git a/arch/arm64/boot/dts/st/stm32mp255.dtsi b/arch/arm64/boot/dts/s= t/stm32mp255.dtsi index 7a598f53a2a0..7b2e07613030 100644 --- a/arch/arm64/boot/dts/st/stm32mp255.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp255.dtsi @@ -21,6 +21,7 @@ lvds: lvds@48060000 { resets =3D <&rcc LVDS_R>; access-controllers =3D <&rifsc 84>; power-domains =3D <&CLUSTER_PD>; + bootph-all; status =3D "disabled"; }; =20 @@ -40,4 +41,4 @@ venc: venc@480e0000 { clocks =3D <&rcc CK_BUS_VENC>; access-controllers =3D <&rifsc 90>; }; -}; \ No newline at end of file +}; diff --git a/arch/arm64/boot/dts/st/stm32mp257f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp257f-dk.dts index e718d888ce21..69bac9e719d7 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-dk.dts @@ -130,7 +130,18 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts b/arch/arm64/boot/d= ts/st/stm32mp257f-ev1.dts index 6e165073f732..307b9692b00a 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts @@ -477,11 +477,22 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; =20 +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usart6 { pinctrl-names =3D "default", "idle", "sleep"; pinctrl-0 =3D <&usart6_pins_a>; --=20 2.43.0