From nobody Mon Feb 9 03:11:13 2026 Received: from mail-dl1-f74.google.com (mail-dl1-f74.google.com [74.125.82.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 83666333442 for ; Thu, 8 Jan 2026 19:12:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.82.74 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767899535; cv=none; b=b+W1nD4r4tTGA+qWelul1aZ9Vc87lbnT1VurxlR7WLLt2IQqs6aZF6PuV2TfxKCeej34LSiaP9Mikq+z9WkH4buoLZUr+MsUbhuA5FzDHOhKRqhMS3kFrBGRnpKWLdqYP0sbCCbiZlkYThSszTHuxSWj4hL1KB752UAB2784/lI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767899535; c=relaxed/simple; bh=BuZQB1JrWPbol810BNiSgRTMMbqOOuEypIktx0AEIeE=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Content-Type; b=LmaXNn7bSr39RzGRgjKZi1KXfwIkaYIBL6uAeA7VWaDRt69cN4Sco9SC+4YB3o2ovRVbEEjPtl+JBfse+V156b1F/Pr1+zYRXuRhfILxvmxhOmcNc18EaHqw0CA31EIQD0pg+AsNGsOrMONGJix4ER9YX2SkE9a2xSyFAoEgCwI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=qSyFBcCX; arc=none smtp.client-ip=74.125.82.74 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="qSyFBcCX" Received: by mail-dl1-f74.google.com with SMTP id a92af1059eb24-121adbf76c3so4041307c88.1 for ; Thu, 08 Jan 2026 11:12:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1767899533; x=1768504333; darn=vger.kernel.org; h=to:from:subject:message-id:references:mime-version:in-reply-to:date :from:to:cc:subject:date:message-id:reply-to; bh=tp6WggX015VKfu2PeZYMD7tqCi4geCJV/SpM3J5HtbY=; b=qSyFBcCXN5bt9sbSZx9WHCiyof8t+2E6RzlYCkzFdBrIGIi0D/8/C1cqmn0MKLVHqX Ixpx7ufZN4ADxsH1/v5Hme2Zuo/4Rv1nCtXWYMbTu5HpN3Fd2qfnVUpLZ1hDwv5Yzhmq fVKsP150Psa0g6JxFW9BwUU/URLyy3wBLx8dcUesQDV2RiVpBGYMk5U/nAYT0EVJFP64 K7L2otnO8rYKzdScAClV90BYjH9js64O+dcSxDp69lbM0K6AZy9DXS0V/+/ySbTLS6FQ Q+Nng4NsnOVj/fnC6R6gI7HkMwR5+ZPRpASwbww//5e8bG8d7HlNB7J/rosPO9oYdZym Pp6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767899533; x=1768504333; h=to:from:subject:message-id:references:mime-version:in-reply-to:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=tp6WggX015VKfu2PeZYMD7tqCi4geCJV/SpM3J5HtbY=; b=niF0TaIcSd6J4lEoUYqxJ86xbdXCEVYoUCcqs7RZGkIe/gcVAus2oXzbgxdLoSdOX+ H+CZquPChjH9wS4SWi+7vYZHxmxjlWtAVh2i5ne7Ot0uJP6brJdcygCdX/fKKom4zHir FtODcnUkp00nXegjdaqz2fl9SV6/ixjZFaZ8ygUkBQMAt2ZiGeNVnxS53XsnM5PIg6WK ZNR9Q1d2ccoic4HtjUVTLQfcBR/phrDsmP6szJRdWiGMw+Ft2hf1x9mNnRvr7YsLPHwF uqx8I2UjJCds4D+RnPVmcUJKGmTFz6ERJp9dQw5HBE6O396O/twbXOYE6TlKZeU0nPmd c6dQ== X-Forwarded-Encrypted: i=1; AJvYcCXzJkjog3zVID9gaadhRaHspl0mqylnonUUW6mHdr5SCUVJ7JwBOflOzDpJJQMa5YDSs1vdUzs9qFfM+mw=@vger.kernel.org X-Gm-Message-State: AOJu0YzQEiunWbJW0UxjUUtQlg+0AAqKjBkYJfmNI/63IMCelU5n4P/H CuwHA8jxpAInk12dfmyIkg8HP2YqS9K3IQc+5ymCpoX6q68s5K3Xu3WBM+SUUgY9uLFttDE69Po 3+ejCkz3UXQ== X-Google-Smtp-Source: AGHT+IEkNeaw4l1TXm0xbrE4AQ0rsg1YnY4TSJt+WAoehhtjkqQ5DltCA8HTBoevtZoEo8as+gkI/Wy3ZT4d X-Received: from dlbqy8.prod.google.com ([2002:a05:7022:ef08:b0:11f:3701:ba81]) (user=irogers job=prod-delivery.src-stubby-dispatcher) by 2002:a05:7022:238b:b0:119:fac9:ce12 with SMTP id a92af1059eb24-121f8b145c6mr5625476c88.13.1767899533472; Thu, 08 Jan 2026 11:12:13 -0800 (PST) Date: Thu, 8 Jan 2026 11:10:55 -0800 In-Reply-To: <20260108191105.695131-1-irogers@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20260108191105.695131-1-irogers@google.com> X-Mailer: git-send-email 2.52.0.457.g6b5491de43-goog Message-ID: <20260108191105.695131-26-irogers@google.com> Subject: [PATCH v10 25/35] perf jevents: Add FPU metrics for Intel From: Ian Rogers To: Adrian Hunter , Alexander Shishkin , Arnaldo Carvalho de Melo , Benjamin Gray , Caleb Biggers , Edward Baker , Ian Rogers , Ingo Molnar , James Clark , Jing Zhang , Jiri Olsa , John Garry , Leo Yan , Namhyung Kim , Perry Taylor , Peter Zijlstra , Samantha Alt , Sandipan Das , Thomas Falcon , Weilin Wang , Xu Yang , linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Metrics break down of floating point operations. Tested-by: Thomas Falcon Signed-off-by: Ian Rogers --- tools/perf/pmu-events/intel_metrics.py | 97 ++++++++++++++++++++++++++ 1 file changed, 97 insertions(+) diff --git a/tools/perf/pmu-events/intel_metrics.py b/tools/perf/pmu-events= /intel_metrics.py index 9cf4bd8ac769..77b8e10194db 100755 --- a/tools/perf/pmu-events/intel_metrics.py +++ b/tools/perf/pmu-events/intel_metrics.py @@ -320,6 +320,102 @@ def IntelCtxSw() -> MetricGroup: "retired & core cycles between context= switches")) =20 =20 +def IntelFpu() -> Optional[MetricGroup]: + cyc =3D Event("cycles") + try: + s_64 =3D Event("FP_ARITH_INST_RETIRED.SCALAR_SINGLE", + "SIMD_INST_RETIRED.SCALAR_SINGLE") + except: + return None + d_64 =3D Event("FP_ARITH_INST_RETIRED.SCALAR_DOUBLE", + "SIMD_INST_RETIRED.SCALAR_DOUBLE") + s_128 =3D Event("FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE", + "SIMD_INST_RETIRED.PACKED_SINGLE") + + flop =3D s_64 + d_64 + 4 * s_128 + + d_128 =3D None + s_256 =3D None + d_256 =3D None + s_512 =3D None + d_512 =3D None + try: + d_128 =3D Event("FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE") + flop +=3D 2 * d_128 + s_256 =3D Event("FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE") + flop +=3D 8 * s_256 + d_256 =3D Event("FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE") + flop +=3D 4 * d_256 + s_512 =3D Event("FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE") + flop +=3D 16 * s_512 + d_512 =3D Event("FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE") + flop +=3D 8 * d_512 + except: + pass + + f_assist =3D Event("ASSISTS.FP", "FP_ASSIST.ANY", "FP_ASSIST.S") + if f_assist in [ + "ASSISTS.FP", + "FP_ASSIST.S", + ]: + f_assist +=3D "/cmask=3D1/" + + flop_r =3D d_ratio(flop, interval_sec) + flop_c =3D d_ratio(flop, cyc) + nmi_constraint =3D MetricConstraint.GROUPED_EVENTS + if f_assist.name =3D=3D "ASSISTS.FP": # Icelake+ + nmi_constraint =3D MetricConstraint.NO_GROUP_EVENTS_NMI + + def FpuMetrics(group: str, fl: Optional[Event], mult: int, desc: str) = -> Optional[MetricGroup]: + if not fl: + return None + + f =3D fl * mult + fl_r =3D d_ratio(f, interval_sec) + r_s =3D d_ratio(fl, interval_sec) + return MetricGroup(group, [ + Metric(f"{group}_of_total", desc + " floating point operations= per second", + d_ratio(f, flop), "100%"), + Metric(f"{group}_flops", desc + " floating point operations pe= r second", + fl_r, "flops/s"), + Metric(f"{group}_ops", desc + " operations per second", + r_s, "ops/s"), + ]) + + return MetricGroup("lpm_fpu", [ + MetricGroup("lpm_fpu_total", [ + Metric("lpm_fpu_total_flops", "Floating point operations per s= econd", + flop_r, "flops/s"), + Metric("lpm_fpu_total_flopc", "Floating point operations per c= ycle", + flop_c, "flops/cycle", constraint=3Dnmi_constraint), + ]), + MetricGroup("lpm_fpu_64", [ + FpuMetrics("lpm_fpu_64_single", s_64, 1, "64-bit single"), + FpuMetrics("lpm_fpu_64_double", d_64, 1, "64-bit double"), + ]), + MetricGroup("lpm_fpu_128", [ + FpuMetrics("lpm_fpu_128_single", s_128, + 4, "128-bit packed single"), + FpuMetrics("lpm_fpu_128_double", d_128, + 2, "128-bit packed double"), + ]), + MetricGroup("lpm_fpu_256", [ + FpuMetrics("lpm_fpu_256_single", s_256, + 8, "128-bit packed single"), + FpuMetrics("lpm_fpu_256_double", d_256, + 4, "128-bit packed double"), + ]), + MetricGroup("lpm_fpu_512", [ + FpuMetrics("lpm_fpu_512_single", s_512, + 16, "128-bit packed single"), + FpuMetrics("lpm_fpu_512_double", d_512, + 8, "128-bit packed double"), + ]), + Metric("lpm_fpu_assists", "FP assists as a percentage of cycles", + d_ratio(f_assist, cyc), "100%"), + ]) + + def IntelIlp() -> MetricGroup: tsc =3D Event("msr/tsc/") c0 =3D Event("msr/mperf/") @@ -736,6 +832,7 @@ def main() -> None: Tsx(), IntelBr(), IntelCtxSw(), + IntelFpu(), IntelIlp(), IntelL2(), IntelLdSt(), --=20 2.52.0.457.g6b5491de43-goog