From nobody Sun Feb 8 18:43:51 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 84D5943C064 for ; Thu, 8 Jan 2026 09:26:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767864373; cv=none; b=IEIRu5N2BybZffIeJ6E9jAAOq5vfJoFkaX7qcbwFbEiiHWZ4j5PSGPAiQx3KufdeMcSyflLWIj1UZLpNwl86g8jFP3fNUDRzRiFDkhx/Scm5zauLqL0/EdwnEcSD4OIXocSHWPDS5AjD01YntjbT1jQ9nAdgE0lkisf31qJbJgA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767864373; c=relaxed/simple; bh=YxfSzJM8WsRExxZK3xx9eB8U/XL9UNXuUHdsSmToY6w=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=OwwM4dF6X2w83U+lY7F3Wd3zeQsWiGs5PkKtWEZLdUSELf5K2T8mPyFjI3bxVXrzPFyyrNlubx9aZjBRS+ZcBU89so8Mjr8xZ0cQATfFlczZH86u5knqgeiuHi5Dhg31BedczAVaHSjt2zL9zsx3jOap1DpgiUMGwQB0KYoqHFo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=i1KFadyP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=jnWoNeNa; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="i1KFadyP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="jnWoNeNa" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6084xSN33890324 for ; Thu, 8 Jan 2026 09:26:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=+pZSCBtS5fM 5xx/JeqGU1/g+SQHMYaZuRPbzDAb9H80=; b=i1KFadyP7VEdNzgwrNDXpiKVIva O2qzjF6omCRs9AUnVLE6u9vlkECI/pKqFKb6zagyNRuFkQCrUfH6JC3Ubs4Izd/k N1MatyvFCkye6bFwY7IuCOsnNMKlrOiDf8wYoup+MF70gfAfOQBVzjs5QMMidqjc NHvH9LqEZqhENGWQp2dRKKPUXlWFnQIerY2UuULx5xBJbkqA1vId53/EYHi+sFah LycZIfQFnPxartsSAG6usb78+DLxKQjAN0bBbTbg2awZD4CHOFyZ6cEE4Y/4ULNA ao7ASQuk/Q6ip7pKgS9tbhdC6HX3sq0zv8fW2UnRXmnNby0Btdt9ZoTrS2g== Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bhuy72gwm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 08 Jan 2026 09:26:00 +0000 (GMT) Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-8bb3a245d0cso741332285a.2 for ; Thu, 08 Jan 2026 01:26:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1767864360; x=1768469160; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+pZSCBtS5fM5xx/JeqGU1/g+SQHMYaZuRPbzDAb9H80=; b=jnWoNeNa1j43e5Kqxxjtln92p8euvxSd8HEM3AaU8wgTsZDZsBF6H7wapi8PTp/yOs XIxPYlbu+hOEa0rUG7pqfEUWHqGTmPR6NUb9Qx5YwiWRIvaQKldpzOiaE3Hwne7LJXre rWFFVA7GGhcMQKrZV8w5e3Y79Tyglr2Jf5RZt3u5a6xQKAz5jZmKEvS6Rg7K/VgoIbRd HzOlmBop2lUKwL7coGNgVrKKPZsLZFxCXJKVNUzu/CMsAuCHTUbyRXcdr3GRpDfrybwh 6NXlCjXpM+GmXlE7dB0KixRc1iYNSl7MKMZntXQe7prVlCsxF/ADYV3C5873Uao2K86l jtDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767864360; x=1768469160; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=+pZSCBtS5fM5xx/JeqGU1/g+SQHMYaZuRPbzDAb9H80=; b=cooRurKwxhWAFTZN2t0H3ki99WW3JalVb+JzkjMFstZSfwjg89HDXTC56uhE9O3DJX JUlsMAeN7l0sYxqh0LL2CretqxJmYQQfTy/aEj25PgmUg1ImTgk8ic+4iH5qd/unkg5l n1nW8nRiXVImV85WgvdCsEx0DyHIvw5dldiivY7DPMRUENxFdSOIMC7d0YCk/l3fQxtC SUkW6pMpNhtYNLozGU+UsgZODSuVHi+YEi0LFoEFRGxavlDWoLYxxkeas6Ue5Uq/T/XU FpYSjugckMLbfy6ZW0FXtl15zewq2OMDbpnR2/Vaj61sUyQsiCasorCVYWP/SgcDPF7A rgCw== X-Forwarded-Encrypted: i=1; AJvYcCVQkDn457kRBfqUjxUw7NRYavdUgnUiSevXlxEpO5ZIrYGbLDVoikqB8sgGur8b4DPVNVgoU6s4FyB66iQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yxl0UKNgW10AAR12ranA0rA0yXI+pF1ZNwANxh5xIeE11CAGPig oW60pHoWqLqwoRXnAlUQSbqDcy0lfXUIRR0NbXHRJcVz1PXy1/WeKBHU4TKU5LIqvVDsaRq0Z6D 5MxBYLljZieQR1G90QsX5YClR12XZQY1iED/7nlI+KBgT9Z/nopXDSK41f3soqbbew9Q= X-Gm-Gg: AY/fxX4YdkFy2Yp6PwbHxPNUBbuwQ6Sc8MQKJbmg/ekW5oRGIf7sd0ae7xA1PPHnsrN EZpB3SOWBb1+WIoMwHIl31FPiF+DD0R41l8Pe9RH0H00uLaGQSh/9yFYA7hO9pUyjEfS7Oa560k E6XAq/bwh7Pf955tFQiupgCU3vDfkeC5PiRhxDz9dIUhojKlNDpawoGapmRG+uZOmU1wubgyW8A VvKDDR+MslsYuDO1XaHo4PKHiyIcL4na55vbp4esVJ/+DgYQPY2kMnb7wwJb+9pPDlGO+iOnZ5w 2MxE2UOi8IUPDw6g11xBiUKQ0K90IZ36P6ZtdXC3pcYP3/e4QUCKeLuxH28C7Rm8FeNb+Ds+hK/ +abu2T/lYtSdfEE+Ywhd3rCPjCUn1D7M350KEQLQXEK+g5LSMXRmwbp4nwQ8Re0aLejc= X-Received: by 2002:a05:620a:700f:b0:8b9:d2cc:cded with SMTP id af79cd13be357-8c389405df9mr756914585a.52.1767864359438; Thu, 08 Jan 2026 01:25:59 -0800 (PST) X-Google-Smtp-Source: AGHT+IGQ1NIcONMBFoJQ74tPsHmfkCYsTjqTUVkeGjcWQASh57OmFjRt5qk9Uq9UK3uAAkDUCgzQbQ== X-Received: by 2002:a05:620a:700f:b0:8b9:d2cc:cded with SMTP id af79cd13be357-8c389405df9mr756912985a.52.1767864358968; Thu, 08 Jan 2026 01:25:58 -0800 (PST) Received: from yuanjiey.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-890770ce659sm49279916d6.10.2026.01.08.01.25.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 01:25:58 -0800 (PST) From: yuanjie yang To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, tingwei.zhang@oss.qualcomm.com Subject: [PATCH v2 1/2] arm64: dts: qcom: talos: switch to interrupt-cells 4 to add PPI partitions Date: Thu, 8 Jan 2026 17:25:41 +0800 Message-Id: <20260108092542.1371-2-yuanjie.yang@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260108092542.1371-1-yuanjie.yang@oss.qualcomm.com> References: <20260108092542.1371-1-yuanjie.yang@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: fAmuVwyam8SH3t57gEh3w0SWQaMOSnve X-Proofpoint-GUID: fAmuVwyam8SH3t57gEh3w0SWQaMOSnve X-Authority-Analysis: v=2.4 cv=DZEaa/tW c=1 sm=1 tr=0 ts=695f7828 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=WKGTdzOb-NdnYUcqrnwA:9 a=IoWCM6iH3mJn3m4BftBB:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTA4MDA2MiBTYWx0ZWRfX0whGpvSaS4XG ZhrqRET6E9GqtcBeiF9mPEL3M3YvmEW1X/c9gq+n5hb4szLyCaUCc8NPzyche0ux5IcvPUasZtX ENR7fQBIvi4BDZFgt9bxDoxF2/sWANqueRg85DVhR0fYHe+9UlgavrjSWiLoJXbWzo1NfPAxnzJ xGkvl7xomzSecO4i4P0zEgXbgbBgBqYEqQbYxPKj86d20gJ4DXv2r9brAyIbuSKgDnPouAXpLJS KTYH2eXtsLHV7gE8nRIcasRgUFhg34SNpdN52ZA0lxrgTcVetf/XX0Oalol84QmUg9JPMBeUZpM Elqh1jgfjJWnQ06E7+AL9K1Fz7KLovSnnl+Nkr4Z/WH2iiUhkzLCIAlX/o++/IibBUmZUIxkpHO 7sHDQXmUpGG1bhBjALd9G5q0ty+AlnGr1veSlUoGl+zbiH2l32WzFFJEtHAD25QAVf9Ipv9FuwM uvyEf6wJ72C04jm4+8A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-08_02,2026-01-07_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 phishscore=0 bulkscore=0 adultscore=0 spamscore=0 clxscore=1015 suspectscore=0 lowpriorityscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601080062 Content-Type: text/plain; charset="utf-8" From: Yuanjie Yang The ARM PMUs shares the same per-cpu (PPI) interrupt, so we need to switch to interrupt-cells =3D <4> in the GIC node to allow adding an interrupt partition map phandle as the 4th cell value for GIC_PPI interrupts. Signed-off-by: Yuanjie Yang Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/talos.dtsi | 308 ++++++++++++++-------------- 1 file changed, 154 insertions(+), 154 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/talos.dtsi b/arch/arm64/boot/dts/qcom= /talos.dtsi index 8171ec482be0..084386f76a61 100644 --- a/arch/arm64/boot/dts/qcom/talos.dtsi +++ b/arch/arm64/boot/dts/qcom/talos.dtsi @@ -489,7 +489,7 @@ mc_virt: interconnect-2 { smp2p-adsp { compatible =3D "qcom,smp2p"; qcom,smem =3D <443>, <429>; - interrupts =3D ; + interrupts =3D ; /* On this platform, bit 26 (normally SLPI) is repurposed for ADSP */ mboxes =3D <&apss_shared 26>; =20 @@ -511,7 +511,7 @@ adsp_smp2p_in: slave-kernel { smp2p-cdsp { compatible =3D "qcom,smp2p"; qcom,smem =3D <94>, <432>; - interrupts =3D ; + interrupts =3D ; mboxes =3D <&apss_shared 6>; =20 qcom,local-pid =3D <0>; @@ -689,8 +689,8 @@ sdhc_1: mmc@7c4000 { "cqhci", "ice"; =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "hc_irq", "pwr_irq"; =20 @@ -751,14 +751,14 @@ gpi_dma0: dma-controller@800000 { compatible =3D "qcom,qcs615-gpi-dma", "qcom,sdm845-gpi-dma"; reg =3D <0x0 0x800000 0x0 0x60000>; #dma-cells =3D <3>; - interrupts =3D , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + ; dma-channels =3D <8>; dma-channel-mask =3D <0xf>; iommus =3D <&apps_smmu 0xd6 0x0>; @@ -785,7 +785,7 @@ uart0: serial@880000 { clock-names =3D "se"; pinctrl-0 =3D <&qup_uart0_tx>, <&qup_uart0_rx>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; interconnects =3D <&aggre1_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS @@ -802,7 +802,7 @@ i2c1: i2c@884000 { reg =3D <0x0 0x884000 0x0 0x4000>; #address-cells =3D <1>; #size-cells =3D <0>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&gcc GCC_QUPV3_WRAP0_S1_CLK>; clock-names =3D "se"; pinctrl-0 =3D <&qup_i2c1_data_clk>; @@ -830,7 +830,7 @@ i2c2: i2c@888000 { reg =3D <0x0 0x888000 0x0 0x4000>; #address-cells =3D <1>; #size-cells =3D <0>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; clock-names =3D "se"; pinctrl-0 =3D <&qup_i2c2_data_clk>; @@ -856,7 +856,7 @@ &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, spi2: spi@888000 { compatible =3D "qcom,geni-spi"; reg =3D <0x0 0x00888000 0x0 0x4000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; clock-names =3D "se"; pinctrl-0 =3D <&qup_spi2_data_clk>, <&qup_spi2_cs>; @@ -881,7 +881,7 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, uart2: serial@888000 { compatible =3D "qcom,geni-uart"; reg =3D <0x0 0x00888000 0x0 0x4000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; clock-names =3D "se"; pinctrl-0 =3D <&qup_uart2_cts>, <&qup_uart2_rts>, @@ -903,7 +903,7 @@ i2c3: i2c@88c000 { reg =3D <0x0 0x88c000 0x0 0x4000>; #address-cells =3D <1>; #size-cells =3D <0>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&gcc GCC_QUPV3_WRAP0_S3_CLK>; clock-names =3D "se"; pinctrl-0 =3D <&qup_i2c3_data_clk>; @@ -931,14 +931,14 @@ gpi_dma1: dma-controller@a00000 { compatible =3D "qcom,qcs615-gpi-dma", "qcom,sdm845-gpi-dma"; reg =3D <0x0 0xa00000 0x0 0x60000>; #dma-cells =3D <3>; - interrupts =3D , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + ; dma-channels =3D <8>; dma-channel-mask =3D <0xf>; iommus =3D <&apps_smmu 0x376 0x0>; @@ -965,7 +965,7 @@ i2c4: i2c@a80000 { clock-names =3D "se"; pinctrl-0 =3D <&qup_i2c4_data_clk>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; #address-cells =3D <1>; #size-cells =3D <0>; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS @@ -993,7 +993,7 @@ spi4: spi@a80000 { clock-names =3D "se"; pinctrl-0 =3D <&qup_spi4_data_clk>, <&qup_spi4_cs>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; #address-cells =3D <1>; #size-cells =3D <0>; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS @@ -1019,7 +1019,7 @@ uart4: serial@a80000 { pinctrl-0 =3D <&qup_uart4_cts>, <&qup_uart4_rts>, <&qup_uart4_tx>, <&qup_uart4_rx>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS @@ -1038,7 +1038,7 @@ i2c5: i2c@a84000 { clock-names =3D "se"; pinctrl-0 =3D <&qup_i2c5_data_clk>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; #address-cells =3D <1>; #size-cells =3D <0>; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS @@ -1066,7 +1066,7 @@ i2c6: i2c@a88000 { clock-names =3D "se"; pinctrl-0 =3D <&qup_i2c6_data_clk>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; #address-cells =3D <1>; #size-cells =3D <0>; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS @@ -1094,7 +1094,7 @@ spi6: spi@a88000 { clock-names =3D "se"; pinctrl-0 =3D <&qup_spi6_data_clk>, <&qup_spi6_cs>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; #address-cells =3D <1>; #size-cells =3D <0>; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS @@ -1120,7 +1120,7 @@ uart6: serial@a88000 { pinctrl-0 =3D <&qup_uart6_cts>, <&qup_uart6_rts>, <&qup_uart6_tx>, <&qup_uart6_rx>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS @@ -1139,7 +1139,7 @@ i2c7: i2c@a8c000 { clock-names =3D "se"; pinctrl-0 =3D <&qup_i2c7_data_clk>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; #address-cells =3D <1>; #size-cells =3D <0>; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS @@ -1167,7 +1167,7 @@ spi7: spi@a8c000 { clock-names =3D "se"; pinctrl-0 =3D <&qup_spi7_data_clk>, <&qup_spi7_cs>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; #address-cells =3D <1>; #size-cells =3D <0>; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS @@ -1193,7 +1193,7 @@ uart7: serial@a8c000 { pinctrl-0 =3D <&qup_uart7_cts>, <&qup_uart7_rts>, <&qup_uart7_tx>, <&qup_uart7_rx>; pinctrl-names =3D "default"; - interrupts =3D ; + interrupts =3D ; interconnects =3D <&aggre1_noc MASTER_BLSP_1 QCOM_ICC_TAG_ALWAYS &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS @@ -1260,15 +1260,15 @@ pcie: pcie@1c08000 { linux,pci-domain =3D <0>; num-lanes =3D <1>; =20 - interrupts =3D , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + ; interrupt-names =3D "msi0", "msi1", "msi2", @@ -1281,10 +1281,10 @@ pcie: pcie@1c08000 { =20 #interrupt-cells =3D <1>; interrupt-map-mask =3D <0 0 0 0x7>; - interrupt-map =3D <0 0 0 1 &intc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 2 &intc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 3 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>, + <0 0 0 4 &intc GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>; =20 clocks =3D <&gcc GCC_PCIE_0_PIPE_CLK>, <&gcc GCC_PCIE_0_AUX_CLK>, @@ -1388,7 +1388,7 @@ ufs_mem_hc: ufshc@1d84000 { reg-names =3D "std", "ice"; =20 - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&gcc GCC_UFS_PHY_AXI_CLK>, <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>, @@ -1497,7 +1497,7 @@ ufs_mem_phy: phy@1d87000 { cryptobam: dma-controller@1dc4000 { compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; reg =3D <0x0 0x01dc4000 0x0 0x24000>; - interrupts =3D ; + interrupts =3D ; #dma-cells =3D <1>; qcom,ee =3D <0>; qcom,controlled-remotely; @@ -1536,7 +1536,7 @@ tlmm: pinctrl@3100000 { reg-names =3D "east", "west", "south"; - interrupts =3D ; + interrupts =3D ; gpio-ranges =3D <&tlmm 0 0 124>; gpio-controller; #gpio-cells =3D <2>; @@ -3463,7 +3463,7 @@ remoteproc_cdsp: remoteproc@8300000 { compatible =3D "qcom,qcs615-cdsp-pas", "qcom,sm8150-cdsp-pas"; reg =3D <0x0 0x08300000 0x0 0x4040>; =20 - interrupts-extended =3D <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>, + interrupts-extended =3D <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING 0>, <&cdsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, <&cdsp_smp2p_in 1 IRQ_TYPE_EDGE_RISING>, <&cdsp_smp2p_in 2 IRQ_TYPE_EDGE_RISING>, @@ -3490,7 +3490,7 @@ remoteproc_cdsp: remoteproc@8300000 { status =3D "disabled"; =20 glink-edge { - interrupts =3D ; + interrupts =3D ; mboxes =3D <&apss_shared 4>; label =3D "cdsp"; qcom,remote-pid =3D <5>; @@ -3550,7 +3550,7 @@ compute-cb@6 { pmu@90b6300 { compatible =3D "qcom,qcs615-cpu-bwmon", "qcom,sdm845-bwmon"; reg =3D <0x0 0x090b6300 0x0 0x600>; - interrupts =3D ; + interrupts =3D ; interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY &gem_noc SLAVE_LLCC QCOM_ICC_TAG_ACTIVE_ONLY>; =20 @@ -3572,7 +3572,7 @@ opp-1 { pmu@90cd000 { compatible =3D "qcom,qcs615-llcc-bwmon", "qcom,sc7280-llcc-bwmon"; reg =3D <0x0 0x090cd000 0x0 0x1000>; - interrupts =3D ; + interrupts =3D ; interconnects =3D <&mc_virt MASTER_LLCC QCOM_ICC_TAG_ACTIVE_ONLY &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>; =20 @@ -3624,8 +3624,8 @@ sdhc_2: mmc@8804000 { reg =3D <0x0 0x08804000 0x0 0x1000>; reg-names =3D "hc"; =20 - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "hc_irq", "pwr_irq"; =20 @@ -3698,7 +3698,7 @@ gem_noc: interconnect@9680000 { venus: video-codec@aa00000 { compatible =3D "qcom,qcs615-venus", "qcom,sc7180-venus"; reg =3D <0x0 0x0aa00000 0x0 0x100000>; - interrupts =3D ; + interrupts =3D ; =20 clocks =3D <&videocc VIDEO_CC_VENUS_CTL_CORE_CLK>, <&videocc VIDEO_CC_VENUS_AHB_CLK>, @@ -3809,7 +3809,7 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, <&gcc GCC_DISP_HF_AXI_CLK>, <&dispcc DISP_CC_MDSS_MDP_CLK>; =20 - interrupts =3D ; + interrupts =3D ; interrupt-controller; #interrupt-cells =3D <1>; =20 @@ -4082,7 +4082,7 @@ pdc: interrupt-controller@b220000 { aoss_qmp: power-management@c300000 { compatible =3D "qcom,qcs615-aoss-qmp", "qcom,aoss-qmp"; reg =3D <0x0 0x0c300000 0x0 0x400>; - interrupts =3D ; + interrupts =3D ; mboxes =3D <&apss_shared 0>; =20 #clock-cells =3D <0>; @@ -4114,71 +4114,71 @@ apps_smmu: iommu@15000000 { #global-interrupts =3D <1>; dma-coherent; =20 - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - ; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; }; =20 spmi_bus: spmi@c440000 { @@ -4207,9 +4207,9 @@ intc: interrupt-controller@17a00000 { compatible =3D "arm,gic-v3"; reg =3D <0x0 0x17a00000 0x0 0x10000>, /* GICD */ <0x0 0x17a60000 0x0 0x100000>; /* GICR * 8 */ - interrupts =3D ; + interrupts =3D ; #address-cells =3D <0>; - #interrupt-cells =3D <3>; + #interrupt-cells =3D <4>; interrupt-controller; #redistributor-regions =3D <1>; redistributor-stride =3D <0x0 0x20000>; @@ -4225,7 +4225,7 @@ apss_shared: mailbox@17c00000 { watchdog: watchdog@17c10000 { compatible =3D "qcom,apss-wdt-qcs615", "qcom,kpss-wdt"; reg =3D <0x0 0x17c10000 0x0 0x1000>; - interrupts =3D ; + interrupts =3D ; clocks =3D <&sleep_clk>; }; =20 @@ -4240,49 +4240,49 @@ frame@17c21000 { reg =3D <0x17c21000 0x1000>, <0x17c22000 0x1000>; frame-number =3D <0>; - interrupts =3D , - ; + interrupts =3D , + ; }; =20 frame@17c23000 { reg =3D <0x17c23000 0x1000>; frame-number =3D <1>; - interrupts =3D ; + interrupts =3D ; status =3D "disabled"; }; =20 frame@17c25000 { reg =3D <0x17c25000 0x1000>; frame-number =3D <2>; - interrupts =3D ; + interrupts =3D ; status =3D "disabled"; }; =20 frame@17c27000 { reg =3D <0x17c27000 0x1000>; frame-number =3D <3>; - interrupts =3D ; + interrupts =3D ; status =3D "disabled"; }; =20 frame@17c29000 { reg =3D <0x17c29000 0x1000>; frame-number =3D <4>; - interrupts =3D ; + interrupts =3D ; status =3D "disabled"; }; =20 frame@17c2b000 { reg =3D <0x17c2b000 0x1000>; frame-number =3D <5>; - interrupts =3D ; + interrupts =3D ; status =3D "disabled"; }; =20 frame@17c2d000 { reg =3D <0x17c2d000 0x1000>; frame-number =3D <6>; - interrupts =3D ; + interrupts =3D ; status =3D "disabled"; }; }; @@ -4296,9 +4296,9 @@ apps_rsc: rsc@18200000 { "drv-1", "drv-2"; =20 - interrupts =3D , - , - ; + interrupts =3D , + , + ; =20 qcom,drv-id =3D <2>; qcom,tcs-offset =3D <0xd00>; @@ -4488,8 +4488,8 @@ usb_1: usb@a6f8800 { <&gcc GCC_USB30_PRIM_MASTER_CLK>; assigned-clock-rates =3D <19200000>, <200000000>; =20 - interrupts-extended =3D <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, - <&intc GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, + interrupts-extended =3D <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH 0>, + <&intc GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>, <&pdc 9 IRQ_TYPE_EDGE_BOTH>, <&pdc 8 IRQ_TYPE_EDGE_BOTH>, <&pdc 6 IRQ_TYPE_LEVEL_HIGH>; @@ -4515,7 +4515,7 @@ usb_1_dwc3: usb@a600000 { reg =3D <0x0 0x0a600000 0x0 0xcd00>; =20 iommus =3D <&apps_smmu 0x140 0x0>; - interrupts =3D ; + interrupts =3D ; =20 phys =3D <&usb_1_hsphy>, <&usb_qmpphy>; phy-names =3D "usb2-phy", "usb3-phy"; @@ -4552,8 +4552,8 @@ usb_2: usb@a8f8800 { <&gcc GCC_USB20_SEC_MASTER_CLK>; assigned-clock-rates =3D <19200000>, <200000000>; =20 - interrupts-extended =3D <&intc GIC_SPI 663 IRQ_TYPE_LEVEL_HIGH>, - <&intc GIC_SPI 662 IRQ_TYPE_LEVEL_HIGH>, + interrupts-extended =3D <&intc GIC_SPI 663 IRQ_TYPE_LEVEL_HIGH 0>, + <&intc GIC_SPI 662 IRQ_TYPE_LEVEL_HIGH 0>, <&pdc 11 IRQ_TYPE_EDGE_BOTH>, <&pdc 10 IRQ_TYPE_EDGE_BOTH>; interrupt-names =3D "pwr_event", @@ -4579,7 +4579,7 @@ usb_2_dwc3: usb@a800000 { reg =3D <0x0 0x0a800000 0x0 0xcd00>; =20 iommus =3D <&apps_smmu 0xe0 0x0>; - interrupts =3D ; + interrupts =3D ; =20 phys =3D <&usb_hsphy_2>; phy-names =3D "usb2-phy"; @@ -4598,8 +4598,8 @@ tsens0: thermal-sensor@c263000 { compatible =3D "qcom,qcs615-tsens", "qcom,tsens-v2"; reg =3D <0x0 0x0c263000 0x0 0x1000>, <0x0 0x0c222000 0x0 0x1000>; - interrupts =3D , - ; + interrupts =3D , + ; interrupt-names =3D "uplow", "critical"; #qcom,sensors =3D <16>; #thermal-sensor-cells =3D <1>; @@ -4609,7 +4609,7 @@ remoteproc_adsp: remoteproc@62400000 { compatible =3D "qcom,qcs615-adsp-pas", "qcom,sm8150-adsp-pas"; reg =3D <0x0 0x62400000 0x0 0x4040>; =20 - interrupts-extended =3D <&intc GIC_SPI 162 IRQ_TYPE_EDGE_RISING>, + interrupts-extended =3D <&intc GIC_SPI 162 IRQ_TYPE_EDGE_RISING 0>, <&adsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, <&adsp_smp2p_in 1 IRQ_TYPE_EDGE_RISING>, <&adsp_smp2p_in 2 IRQ_TYPE_EDGE_RISING>, @@ -4636,7 +4636,7 @@ remoteproc_adsp: remoteproc@62400000 { status =3D "disabled"; =20 glink_edge: glink-edge { - interrupts =3D ; + interrupts =3D ; mboxes =3D <&apss_shared 24>; label =3D "lpass"; qcom,remote-pid =3D <2>; @@ -4695,10 +4695,10 @@ cpufreq_hw: cpufreq@18323000 { =20 arch_timer: timer { compatible =3D "arm,armv8-timer"; - interrupts =3D , - , - , - ; + interrupts =3D , + , + , + ; }; =20 thermal-zones { --=20 2.34.1 From nobody Sun Feb 8 18:43:51 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4B4EA43A22E for ; Thu, 8 Jan 2026 09:26:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767864380; cv=none; b=gB5/NkJ8NSlhh9YiaIr5vXWFxm5aophpNLBsenEye5FhKFmqefuOA7I2nOx0qiqYVQ7PbSt4GSvkHHr2NP95tI6IW07dNYVgWKAlgsILbXZin/VY+No5gxDN/XwZ51PaCajwRE7BG9dF9XzqRBhN0L4fCbLgnOEU4gx+V6S2rDU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767864380; c=relaxed/simple; bh=7tzW+SoqO/KjkPUSJkNtWasKuJ0lTryILdF3+7Fg0ds=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=s/1QcCcXApZa1hEQSZ8VO744+aIvPnOFQKbhTE8DmeCYhhlZ0gr2R67P88YcT4Dq/47H620VHhQoEPE69hED0puxLSoFMHuNyx2YRUO43iEYDoZoREOsz6oK2JZtb28/W9ew15BzNjayqWvgxn3AuYbMZrelalF3WcEIOoFpIoY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZZ4r8jXp; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=BzBxcuNw; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZZ4r8jXp"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="BzBxcuNw" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6087Q4Xe1258436 for ; Thu, 8 Jan 2026 09:26:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=dcmcdEtE/Uc A5WYasQACc/leyMVx7zWRdfe/DYdUQjY=; b=ZZ4r8jXpvCIkV2pb/cFc8ctDMSe S5SWuVheYSK9QfVIp66bZomVorlcgZefPl3VXxVPSz8zNEoGoqqSgHDut/dT9Jdh G8ZpR/RqgzAOIydjRX+Ol6vejJ8Wwz0YcMBAjosaQgbmegOE8F9k13QZs/MZsHMq SXiAz6EtnzVH9C3jh0+RibAOVAni1Cmu3fnLY7sOFPjTC1mB1Aw26hniFtPOrKIR F6UOPvUcWw1EVHVhePliulKzIb3TjonX5aL/JuD8oled4LGQcgMWfFhEtFnDS8wl dewhl6ahfMyjNZxV9QgYy8rm2DNcgYqr7toPuYbFsWsKc4MgH9xNNFmX2bw== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bj86grbdg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 08 Jan 2026 09:26:03 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-4ffb28462fbso37876771cf.3 for ; Thu, 08 Jan 2026 01:26:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1767864363; x=1768469163; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dcmcdEtE/UcA5WYasQACc/leyMVx7zWRdfe/DYdUQjY=; b=BzBxcuNwfxglu3fdBHUFwzqiRgdiS3LYhlPbrAtz10QAzkTBof1ah2Yr2SyS8lS8vx GzCsvaG/c3xPJE3b2i8lKv9KcVST/jJP/aBjawPnC4bodBBYtjeMNVhubCjOxfhdCJXj 1q/W9FyKJZNU/u57Yh29sazFZwPwAKRdIGyS/FrzRCTLdA1djWi22CQEobSP5bH+JaHm zYfPMa75C0yCCq2QWPuQxSqnSR4vDsOQt9Rqv/V6NjFmBvCZw8lX/56LhIOJ1PPmtv2Z IKpFun/1I4ib9T+li4+8QjeK/i5S9wKc4apSutWS4Knbxdg3U6zYr8US6aK7NWVaFsN9 uM6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767864363; x=1768469163; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=dcmcdEtE/UcA5WYasQACc/leyMVx7zWRdfe/DYdUQjY=; b=UbPlt30nRnfZ7RfnH3Ah9sjEl9E7zjcclSfm4EseL5RjwyOl+i4xCO4wGq0CKQv8Ra aVmtwq7t9UkihNd1xPmLbkMRXlEAPUBEQiJD3rWmiLacQ/JD4dw1VVi1DZo2rIiqlmba +RK5vdc2ZwglpVh9atlfqT2EUsJWMOs/OnWQSjmxXtziC8Gfc0oafIQIysJjLQb4Y1yH M7c5askIwJk6eD+cStBd92zLN8bI69kQDj8B38ATBlH8H2mRI+g+fqpK1eootfQ5Vosp 4NT6JiFjYv2PUhsMqnlHfRvGiDggUcRxjZ0N4fYdIJ39Mg0abUMjuF95yKNOBk/dw+3V MLlA== X-Forwarded-Encrypted: i=1; AJvYcCWbICEi0tf1lU5Lbv0rjr7fjV7huSk0kB37QKaCQ/0iYv1JJtAUkAUvQuPnFsZw/g3u0+Pc1poFaXXUdmA=@vger.kernel.org X-Gm-Message-State: AOJu0YxFj568LffImi3bsy36m2QcbOvep+93UieN7GNIw+HQIHh5JrfR 1VqQFiwlT6LX365L76P9x4GqGltWUK3GhdvurS3VN1d6sY7j6qU0puPRKX6m4WvLsc8djEzZisk 3f2D3N5xA5R+kHhFTCYb+waS+TlIXKCAXgv3FKOF690chyBYF6x68vITv3dcr8/P86R0= X-Gm-Gg: AY/fxX5QEhkIYauQRaPVqW5MjtuSOyNM8YpRpXXtJ995AnbWz8odlhdVN2MoKHeAKzb rpFNOdb9k0fugq31Z4Fvay0/BcWJz27btIdwaaN6omYy+a04d/phwGbPW0hGw+Lpn+oKCEocE5E G2mQ1DTMsb7ZrYhbRoxVOC2MuXvHuClKtRzaxJA0uV3oy9LTF+0NsNYepBZlYpzJim6WS4w7V03 3dDFMlbregKvdy4X++M1Fy1k8D5YroIQq9IIHgUv7ShzelZsegRMcywk2P24apUiM3JTwSu5Z6s bYLanF+0cYtVa93lEdIZ+ccDDpqEwFo+EXsgZE2VSYEUQl7BcQdjaIyNQztklPsNLjxMSqdtJYt cN4dpnNL45YszaKszsv6UqXaAu566l0LHqS7k6FMS5BFA6RzoLL6P+unfBqQW5A0NPWU= X-Received: by 2002:a05:622a:5598:b0:4fc:8ed0:d4a4 with SMTP id d75a77b69052e-4ffb4a8e16emr69869281cf.64.1767864363215; Thu, 08 Jan 2026 01:26:03 -0800 (PST) X-Google-Smtp-Source: AGHT+IEnMSG63YwgeHmPCeKJt9GWfZ6c7ZDqCt893uYy4dVwZ/Xewvy/jV4mEFhJwrhxdDJ3qAQhtw== X-Received: by 2002:a05:622a:5598:b0:4fc:8ed0:d4a4 with SMTP id d75a77b69052e-4ffb4a8e16emr69868961cf.64.1767864362812; Thu, 08 Jan 2026 01:26:02 -0800 (PST) Received: from yuanjiey.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-890770ce659sm49279916d6.10.2026.01.08.01.25.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 01:26:02 -0800 (PST) From: yuanjie yang To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, tingwei.zhang@oss.qualcomm.com Subject: [PATCH v2 2/2] arm64: dts: qcom: talos: Add PMU support Date: Thu, 8 Jan 2026 17:25:42 +0800 Message-Id: <20260108092542.1371-3-yuanjie.yang@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260108092542.1371-1-yuanjie.yang@oss.qualcomm.com> References: <20260108092542.1371-1-yuanjie.yang@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=ZNjaWH7b c=1 sm=1 tr=0 ts=695f782b cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=qjBJZMR6ItVLWO7oi9kA:9 a=kacYvNCVWA4VmyqE58fU:22 X-Proofpoint-ORIG-GUID: aSSVvxYAMb1vcCtaXiFAhpYFtT5WrZID X-Proofpoint-GUID: aSSVvxYAMb1vcCtaXiFAhpYFtT5WrZID X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTA4MDA2MiBTYWx0ZWRfX5HgwFtAKMDY3 f8mVIsEoNnRNcYdlvWBpAVK170mVc4HxSyM6hRY/5eUTYp81q/KDFjpfAZPkVCJpNiraVpwCTwU 5dopJH5bipMwl6JRBcRy0vIqK1t/Gqja2vHiNAtUN7WhbBXgjx5kt7fjl7ETfaO6jyTbn5WZXHe CuKW55gbYD5EhV4lENjPqKh15p5q8tLQUb7t9dv0auGll0X79sGXHKpeR1PgZfoMQi8b3E7oFFI 24RXip4u2PnxIotC+TcUX0Y+nZAW0SgEOMB9tmHV5E7WKEFdtRLXaqS5Wc+6ws3LUFUhYQ9+Mkb THkAJi/GStNVt+a4k920nh5gwtQhpjHyc0OZkUHwhzavBVI30IY1YUi7D02/9DbWnjPUlfFCb7C eNsnP4o2jYkOvKGx1ADMR5ejxWs9QF4MkATnm1DVJTMPB5Sa8USHlzAK0qiMRBbDY+G5Dbk9CFA WoaPhTHLAg2KvKsH1AQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-08_02,2026-01-07_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 impostorscore=0 priorityscore=1501 malwarescore=0 suspectscore=0 adultscore=0 clxscore=1015 phishscore=0 spamscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601080062 Content-Type: text/plain; charset="utf-8" From: Yuanjie Yang Add the PMU node for talos platforms. Signed-off-by: Yuanjie Yang Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/talos.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/talos.dtsi b/arch/arm64/boot/dts/qcom= /talos.dtsi index 084386f76a61..e16ccb371ee9 100644 --- a/arch/arm64/boot/dts/qcom/talos.dtsi +++ b/arch/arm64/boot/dts/qcom/talos.dtsi @@ -550,6 +550,16 @@ opp-128000000 { }; }; =20 + pmu-a55 { + compatible =3D "arm,cortex-a55-pmu"; + interrupts =3D ; + }; + + pmu-a76 { + compatible =3D "arm,cortex-a76-pmu"; + interrupts =3D ; + }; + psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; @@ -4213,6 +4223,16 @@ intc: interrupt-controller@17a00000 { interrupt-controller; #redistributor-regions =3D <1>; redistributor-stride =3D <0x0 0x20000>; + + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity =3D <&cpu0 &cpu1 &cpu2 &cpu3 &cpu4 &cpu5>; + }; + + ppi_cluster1: interrupt-partition-1 { + affinity =3D <&cpu6 &cpu7>; + }; + }; }; =20 apss_shared: mailbox@17c00000 { --=20 2.34.1