From nobody Mon Feb 9 18:43:26 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E146B37F111 for ; Thu, 8 Jan 2026 08:58:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767862726; cv=none; b=kZRfsCkOOd0We315KcDRegReXHoA2A0cz0OYqYIhnGaYvAfdSQk62pu+frzbfWXzp4bVgHdUt7xysHf4eYt8+u6jX8H7S2KK0/ZBW8jPi5qR1dkfUngv6Ct6Kk6PrPLiWmOPeeSs5YMk8JCINlZwwho+QqUyhTNLRZcZ590559o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767862726; c=relaxed/simple; bh=s19WZGnVsjnU3CIa2pjMzvDcR1778Z6ip689C/D4ewo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=pUfRLOFv0PJbUBcUlOIrK7BABwJFoURlSU9IPZr5jVRDupeEG9xz/h1zQz1h3Abd5qPUFtUQ0SL6HRVyOI8CMP1WF9CFCFm7+O9dWWJEr8D4RcJuUaKYUf2bBPEcflO3ef8jlpnw8gLBm4N+U9UKoSTY5+sMl1zaYFopvq030aw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=EgyO5cpL; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HWAZXXmi; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="EgyO5cpL"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HWAZXXmi" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60846GWe2780366 for ; Thu, 8 Jan 2026 08:58:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=I87OukHNOgS eTgoOXQALSi1N6P0XQunpMCBrwQ4g5NU=; b=EgyO5cpLCmQJtQc+ko+psolgag/ M2vuNo6IauR1zeaA6kYPYLp2Q2nwQeid6mjhEaYQHvDr1hLjb9fwZv569AcmpHEF PFvUDJN+5J3RDHVFQ9sEoAQ/gZK26aZz7p+MxlFwcr86RsI8YsPgEc1iKqxc/uM8 aQIubd3N4+dCAJDEaT/U9bmUyq9U5tflRFZipJf5aA3Ip2r/CgJg8AlpDIdJdDvc frNhdSC2dWGB7YkaliQrjzDDVSp72+vaRpdp9NZlNjFJPi2d5HG6Zz/XvBh8T5ho B5WxgrgGa/VTR9+dnN085pze1P48aPtK11QcqIx7MsjjF3d5K2EDCpl03gQ== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bj58ugt8x-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 08 Jan 2026 08:58:34 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-8b2e2342803so765129285a.3 for ; Thu, 08 Jan 2026 00:58:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1767862713; x=1768467513; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=I87OukHNOgSeTgoOXQALSi1N6P0XQunpMCBrwQ4g5NU=; b=HWAZXXmit2/TD0amuDHNrJ9thK5N5b2LZevuHlyUgMyXV9uF6E9sWfrdUlZLed6a8h iVusDKD2x8+53AvGp0LCRCUjqjwM49IEfioWONphlyeBo7lSH7sPfWZucBiulxB0pRUQ cG3UPerikn5eZK4Isue19cy9eViErgISZyT6fX7y6JcEbGg0LB+4QGnEv0OHUmiRlOGh nJknwDd3KH13RzD+xycIifBHL/j9Iq8c8Xj4hnwNm5+1SZEqM1TpKbXW/yxJkc8xI3yH 1wF/UGmz9vvfh/cn5tzUHEnmyr8zhPqugCbval6JVirB/dboisJTgwbw26673IJc2HiI yEhw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767862713; x=1768467513; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=I87OukHNOgSeTgoOXQALSi1N6P0XQunpMCBrwQ4g5NU=; b=YLAffjHe7agtKHLsnV7qIyzMTl5D+bPf5c72nb6Ln7suGDv5gGrFxkdoxxjfuEkRZH Y0lixP2jXfZLl58gizYHM/zQVjx5YVqIwhq3WBI0JDfF7Cse5hrqoTCBSjPUUQFXB4Kk /CWYF40A8NJU18Rs2YVxAuc7TT05ooL9g2b2CgLfqmpObSbNY4rgBcyyCTHE+ZJmBHY9 B26NRZYkXucUpR69p97Kp5i+OoGIr1K3GodnkO5kNPcuR9wA2Cz2RXxEOiAQj0lhYdSi NuPu7xX+cwY75uz72+Vgi3/dacIOtmxi8MEdJJd2bWcMjSYLBOg+cCLxYEHoJF4pZ2UC yeoA== X-Forwarded-Encrypted: i=1; AJvYcCVqMEXcXpOhHCx2jyDkstxOVs5BPcWUv8B4t+iHHgUz+cjx8oG5Qt6ek/7M12NYutegCFtKpbok1VpL6gQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxfutR90B03q7E2y0d0kyTLSn3fYnkkPvSw5kVzF9Kq/Khn9dzj 0XJTRbO0hJxoXrLZYVpkRCFIT9TZH8RhA3Ag3iffVMeUI8raGpFITw335YXIbMzLQQ1OzusgC/T ku6TVO4nY8YtmJCyEIPdyT4J2HZNETNUATAq+nD1N3eEAgyQ2AFf31juJPoJrEKRVSeo= X-Gm-Gg: AY/fxX65RJjrOH6WHS1jcus0h++9hYmOIQgVvPrnULwLttwRTwWLh+xiR+oz3QMCwad Jvnzgcf1VQ5uO28bt0lyl45d98/MHrwvJg0jtaRcNroNa3aW3ZmNNPL0d4NuTc5QAlB2T6ToVrw ExWPaOZpdi4dtQZo6a+pS8wY/IVpJ4abPQo+6FHaNBePP1WgdTeyYiACHG9KtyEeVS17tlEnzfB i8U3KaCR2oB+zoYCbyW73YqXMbSVD1jvpyvTTkEbDgSvVl32QfZf/aSGl0HZLfn4PQXuQ9MNNzP aAALwB197OUiU9HHBhDL9E6yvpeLs2KVDGuYhKEZVVPizpw099U+mlIOjkDoi40USnQihEbRZ+w 2YeYykcTGqEtcm2CY1QBMZ7N9aQBKoAJaCMWf5TnGEjGh+VVagnMMAuenzEJ1/mIvCHM= X-Received: by 2002:a05:620a:4041:b0:89f:4306:2a50 with SMTP id af79cd13be357-8c3893dca8bmr714702085a.42.1767862713558; Thu, 08 Jan 2026 00:58:33 -0800 (PST) X-Google-Smtp-Source: AGHT+IFfxm2xgH03Bu5IXbZUM440zcT0kVGZx2cBef6lPp0OA3bAIQjoWiw52T8xxLeMMMV86G9Nhg== X-Received: by 2002:a05:620a:4041:b0:89f:4306:2a50 with SMTP id af79cd13be357-8c3893dca8bmr714699485a.42.1767862713159; Thu, 08 Jan 2026 00:58:33 -0800 (PST) Received: from yuanjiey.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-890770cc7eesm49680326d6.2.2026.01.08.00.58.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 00:58:32 -0800 (PST) From: yuanjie yang To: robin.clark@oss.qualcomm.com, lumag@kernel.org, jesszhan0024@gmail.com, sean@poorly.run, marijn.suijten@somainline.org, airlied@gmail.com, simona@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, neil.armstrong@linaro.org, konrad.dybcio@oss.qualcomm.com Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, tingwei.zhang@oss.qualcomm.com, aiqun.yu@oss.qualcomm.com, yongxing.mou@oss.qualcomm.com, Dmitry Baryshkov Subject: [PATCH v5 08/12] drm/msm/dpu: Add interrupt registers for DPU 13.0.0 Date: Thu, 8 Jan 2026 16:56:55 +0800 Message-Id: <20260108085659.790-9-yuanjie.yang@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260108085659.790-1-yuanjie.yang@oss.qualcomm.com> References: <20260108085659.790-1-yuanjie.yang@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTA4MDA1OSBTYWx0ZWRfX6XIHWtIj2ELP l/49xdyD3+gJ6eGdOk1OmAlCsTK7MMG6A7hloVk4jgLqkesiduqXx3zD2PmMUdoUnRRJj3t3CH3 3I0xuJkOCbkm+AKcrJTKzNLdMOskJOUOA1TGsMVZf9+4RvydATFuECdZNUnPdEvTkkRifEnErSh p1wcH+0TdONIMi2dq4SzQhEJyFndQZ7cOIIRaCp5g9X9+kE+t6ugboVASvZkMPFRSU3dvPxLBfv E0Gs9KBHrX3KreOGMMhoPRKih3o8Tu7l8zEBRV7LNl1G0cIJ+Q2d2H4rjvINtwIT5Qwbc7MjijF Cv3qmcWUkaydteAPPAHl/es/qCh9AksvNndA30L4cl6DGbOftWHCK/Bv7fQiTtqKL3y4VJp8npB PakMeR5MX7678QAkrx8489CQjOORP7s/47f2HusoxgZrfvel6t2lYzKG6Qp7HDqPs0D4XhOb1FR ehDSEr4F8ip1UKKUZhQ== X-Proofpoint-GUID: J8e6NEn8a7RhfQppyGj3SVBen1rQtUZs X-Proofpoint-ORIG-GUID: J8e6NEn8a7RhfQppyGj3SVBen1rQtUZs X-Authority-Analysis: v=2.4 cv=CMgnnBrD c=1 sm=1 tr=0 ts=695f71ba cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=RfJNy9JZAWTFlj1jTG0A:9 a=bTQJ7kPSJx9SKPbeHEYW:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-08_01,2026-01-07_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 bulkscore=0 priorityscore=1501 malwarescore=0 phishscore=0 adultscore=0 suspectscore=0 impostorscore=0 spamscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601080059 Content-Type: text/plain; charset="utf-8" From: Yuanjie Yang DPU version 13.0.0 introduces changes to the interrupt register layout. Update the driver to support these modifications for proper interrupt handling. Co-developed-by: Yongxing Mou Signed-off-by: Yongxing Mou Reviewed-by: Dmitry Baryshkov Signed-off-by: Yuanjie Yang --- .../gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c | 89 ++++++++++++++++++- 1 file changed, 88 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c b/drivers/gp= u/drm/msm/disp/dpu1/dpu_hw_interrupts.c index 49bd77a755aa..5b7cd5241f45 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c @@ -40,6 +40,15 @@ #define MDP_INTF_REV_7xxx_INTR_TEAR_STATUS(intf) (MDP_INTF_REV_7xxx_TEAR_O= FF(intf) + 0x004) #define MDP_INTF_REV_7xxx_INTR_TEAR_CLEAR(intf) (MDP_INTF_REV_7xxx_TEAR_O= FF(intf) + 0x008) =20 +#define MDP_INTF_REV_13xx_OFF(intf) (0x18d000 + 0x1000 * (intf)) +#define MDP_INTF_REV_13xx_INTR_EN(intf) (MDP_INTF_REV_13xx_OFF(intf) + 0= x1c0) +#define MDP_INTF_REV_13xx_INTR_STATUS(intf) (MDP_INTF_REV_13xx_OFF(intf) = + 0x1c4) +#define MDP_INTF_REV_13xx_INTR_CLEAR(intf) (MDP_INTF_REV_13xx_OFF(intf) += 0x1c8) +#define MDP_INTF_REV_13xx_TEAR_OFF(intf) (0x18d800 + 0x1000 * (intf)) +#define MDP_INTF_REV_13xx_INTR_TEAR_EN(intf) (MDP_INTF_REV_13xx_TEAR_OFF(= intf) + 0x000) +#define MDP_INTF_REV_13xx_INTR_TEAR_STATUS(intf) (MDP_INTF_REV_13xx_TEAR_O= FF(intf) + 0x004) +#define MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(intf) (MDP_INTF_REV_13xx_TEAR_O= FF(intf) + 0x008) + /** * struct dpu_intr_reg - array of DPU register sets * @clr_off: offset to CLEAR reg @@ -199,6 +208,82 @@ static const struct dpu_intr_reg dpu_intr_set_7xxx[] = =3D { }, }; =20 +/* + * dpu_intr_set_13xx - List of DPU interrupt registers for DPU >=3D 13.0 + */ +static const struct dpu_intr_reg dpu_intr_set_13xx[] =3D { + [MDP_SSPP_TOP0_INTR] =3D { + INTR_CLEAR, + INTR_EN, + INTR_STATUS + }, + [MDP_SSPP_TOP0_INTR2] =3D { + INTR2_CLEAR, + INTR2_EN, + INTR2_STATUS + }, + [MDP_SSPP_TOP0_HIST_INTR] =3D { + HIST_INTR_CLEAR, + HIST_INTR_EN, + HIST_INTR_STATUS + }, + [MDP_INTF0_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(0), + MDP_INTF_REV_13xx_INTR_EN(0), + MDP_INTF_REV_13xx_INTR_STATUS(0) + }, + [MDP_INTF1_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(1), + MDP_INTF_REV_13xx_INTR_EN(1), + MDP_INTF_REV_13xx_INTR_STATUS(1) + }, + [MDP_INTF1_TEAR_INTR] =3D { + MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(1), + MDP_INTF_REV_13xx_INTR_TEAR_EN(1), + MDP_INTF_REV_13xx_INTR_TEAR_STATUS(1) + }, + [MDP_INTF2_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(2), + MDP_INTF_REV_13xx_INTR_EN(2), + MDP_INTF_REV_13xx_INTR_STATUS(2) + }, + [MDP_INTF2_TEAR_INTR] =3D { + MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(2), + MDP_INTF_REV_13xx_INTR_TEAR_EN(2), + MDP_INTF_REV_13xx_INTR_TEAR_STATUS(2) + }, + [MDP_INTF3_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(3), + MDP_INTF_REV_13xx_INTR_EN(3), + MDP_INTF_REV_13xx_INTR_STATUS(3) + }, + [MDP_INTF4_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(4), + MDP_INTF_REV_13xx_INTR_EN(4), + MDP_INTF_REV_13xx_INTR_STATUS(4) + }, + [MDP_INTF5_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(5), + MDP_INTF_REV_13xx_INTR_EN(5), + MDP_INTF_REV_13xx_INTR_STATUS(5) + }, + [MDP_INTF6_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(6), + MDP_INTF_REV_13xx_INTR_EN(6), + MDP_INTF_REV_13xx_INTR_STATUS(6) + }, + [MDP_INTF7_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(7), + MDP_INTF_REV_13xx_INTR_EN(7), + MDP_INTF_REV_13xx_INTR_STATUS(7) + }, + [MDP_INTF8_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(8), + MDP_INTF_REV_13xx_INTR_EN(8), + MDP_INTF_REV_13xx_INTR_STATUS(8) + }, +}; + #define DPU_IRQ_MASK(irq_idx) (BIT(DPU_IRQ_BIT(irq_idx))) =20 static inline bool dpu_core_irq_is_valid(unsigned int irq_idx) @@ -507,7 +592,9 @@ struct dpu_hw_intr *dpu_hw_intr_init(struct drm_device = *dev, if (!intr) return ERR_PTR(-ENOMEM); =20 - if (m->mdss_ver->core_major_ver >=3D 7) + if (m->mdss_ver->core_major_ver >=3D 13) + intr->intr_set =3D dpu_intr_set_13xx; + else if (m->mdss_ver->core_major_ver >=3D 7) intr->intr_set =3D dpu_intr_set_7xxx; else intr->intr_set =3D dpu_intr_set_legacy; --=20 2.34.1