From nobody Mon Feb 9 01:49:13 2026 Received: from AS8PR04CU009.outbound.protection.outlook.com (mail-westeuropeazon11011005.outbound.protection.outlook.com [52.101.70.5]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2370A346E75; Thu, 8 Jan 2026 17:16:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.70.5 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892572; cv=fail; b=EzuPu9ozZN3B62bEstVgu7eCHcqPdwRFHtBckaigcOBh65vh+S/taRAslWlfi+jptyKzDIN1FkS3WOVYNPLK4WZWwdE2BWrxr3zYO3kbB4RNzcXlamRJupf2zO1nymBUeZQrtcyzhw8V0V6G4eU4xvhac1BeRGUxjDhMgPimcrs= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892572; c=relaxed/simple; bh=V/bZUVJcM4sar3TS7DcHOMInjIQBtI+HPRUoyArDdpU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=LgxypfTl0MZcHYPEGJV4dbTMIeKpVpWHj9GN3GLjSYYjk/ha2hHfMxc+m1SgUrhVypiVztHtlgLlx7Sd2UBJRq8i7S5mO7NeKswXaOf8POht+smCXaU9pwNk1CWSfDp09SIolHsZBu9A+D8uqAEj6Z/dgm7UR5dMIOVHMipOA4E= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=lOitMHuK; arc=fail smtp.client-ip=52.101.70.5 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="lOitMHuK" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=re3Ilh36utLC9MTH7d6500XRmeVQtPfrvMuz1FCAPp4GKbpzggutD5JCChIGEvCe0wzqHVduFwEJc6xC0Odr+BPgSCr2kU6pheHI99kRl0227gt8+KsMbTdFMFkuQVo2k8zrG5TTtB1QqIlNm4FgFFmMKVZf8uaRUgkKxDy/+gG33Y1unW3Y6Z+pVjPMKOroEiEXIiBYQjA9TEqi6io+htYkG11tpVsNZDAbOW4+Qgj5t9JCLSwddOqG2T+fkDAyJVN5QOi12V/50TSwB4rD+rn9vU+n1WHfXVFMDHRRtOsUX0IrtFa1+EMOynpuZZgQ4IEVh9ZmrCHYVoKDLPNd6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9dbe+C4JL0UZOJb7yQU/zoG/1X1vfGQr24dk72l+paQ=; b=p1KNiadd8jtrNrFnabmaGTl9ZY7jpKsdHHASTCD2OFtRqxtiUppZ9o+7d6sDoO+i4QbsBfZgt7zlq9+DoOWxG0jhpDkwE9c3y2KBub1YNh+YXsqmuBMYp4Xe3gNgoB3BEC0fuxB0tIwxUO5fM9pSD/LtPrZlUzDRAizXk++jfHjagwHTh11fkLQcKs1Jze64B1KkeZQSINGHuhcZ4azvoeVNqDBAbGabuwO0ABEJ8iff7QTdvbrr5ZiLw9HbmDnQaYE6GnQiNIwiPkCQ/pmRtMV6tOqQNx/zoeehYl1j2+M2MYgAZvbvRh5YfGSI6mziidNfQxtfwjt8/g/S5SeKKg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9dbe+C4JL0UZOJb7yQU/zoG/1X1vfGQr24dk72l+paQ=; b=lOitMHuK+pVokMud+yFWfPMmJNLy3Z/sclxlaTRWAm3No/thf1OlCx/kpnx3N40+xdncbeWpCJu1JiVqnlCvSvityR6qcphpSjJJxhyUv0RTw0sBxy75kD9IEQLJLvqg5te/p5FGEJtjFZ8nFvcpzVAaDIFC6aZQu0t5l4ojwJqYM+XWncFT+/Y4pptW6ai/cNWMNvymdMx9gVBNHTd5U6VsGdn74j4S5CpF3xvkdN4/PlE2YIovI60CyZ+IlITkjysRjdXPyKcHCXfMrpUi6H7aR7bXFlhYk/+Ri6/Ghkdz9BBZqU/902V+tvJCq8egJhUwIBOmTUxLjshfpNU+xQ== Received: from AS4PR09CA0028.eurprd09.prod.outlook.com (2603:10a6:20b:5d4::16) by PA1PR10MB8392.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:102:448::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.2; Thu, 8 Jan 2026 17:16:04 +0000 Received: from AMS0EPF0000019E.eurprd05.prod.outlook.com (2603:10a6:20b:5d4:cafe::6a) by AS4PR09CA0028.outlook.office365.com (2603:10a6:20b:5d4::16) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.3 via Frontend Transport; Thu, 8 Jan 2026 17:16:04 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS0EPF0000019E.mail.protection.outlook.com (10.167.16.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Thu, 8 Jan 2026 17:16:03 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Thu, 8 Jan 2026 18:17:18 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:16:03 +0100 From: Patrice Chotard Date: Thu, 8 Jan 2026 18:16:00 +0100 Subject: [PATCH v3 1/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics f4 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260108-upstream_uboot_properties-v3-1-c1b9d4f2ce8d@foss.st.com> References: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> In-Reply-To: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF0000019E:EE_|PA1PR10MB8392:EE_ X-MS-Office365-Filtering-Correlation-Id: 3d2fa0ba-1c3e-4044-3e5f-08de4ed99a83 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|82310400026|376014|36860700013; X-Microsoft-Antispam-Message-Info: =?utf-8?B?NGhDYXh1VWFMNUV5Z0JWNWoyUUNzc295bUdSQVFOd1AvVm8wZ0VFOXVwbWNj?= =?utf-8?B?ZUx1WTMzdCtJTzVZNEo5UHROYjNJOVc5SVJ3Z2Z5TE5XczNGaVlSYlVacVFR?= =?utf-8?B?cmh0YkppUmtvQ1V0aHR5bjNNYVFqM21XRmk2b1E4ZG5RMFFIMWkrRHl5bTl0?= =?utf-8?B?aWlFZVM1WExSREp5NjErVEFFaDFZWlh6MllubGtIekZVTENKdVJUZVNRNlJZ?= =?utf-8?B?Q0ovYlU4TXlIK2I2Y1hlSnNzSVZzTTJxcTVabGlhNGM2SExUZGx0UXpQZ2pw?= =?utf-8?B?dGlqNkU5aEl3WkluQW5CSzZuTEExUmJFNlZHUmhJaXNVNldYbkt1UWdHMXJJ?= =?utf-8?B?a0dXTHRTSmNPN0JVcGF0dnlDbXFVdFJyWEt0c1REZWphL0RFS3JtbWYzdFFX?= =?utf-8?B?NjFIR2EwbEpsTVNtUjNWR0ZiSm9yLzhJL1ZQMEgrcW9SSEZRaW9lZ1h0Rmgw?= =?utf-8?B?TmZ1N3dGTUR4TE9QckNua09MRlM5aFBySDJkK3E0MGxBYUVsQmsvWFBNSy80?= =?utf-8?B?Sk91S1BDOUpIZ0E2UVlEYnBMcGp5OHhTbXpWWU5QYWYxVUYwbTZMRWhjVk1D?= =?utf-8?B?Q0dTTVZYMnJBT280RFV2Um5YMXkwTjVWYWp4YmFpUFdnMzRqcjVQTHh1N2Jy?= =?utf-8?B?NU9ZbnhieWlkTU0vYVp0TFJURjlCSzIxNWFScHNWdFlpZG5NYmlKZExYTk1U?= =?utf-8?B?Y2RsVHdmOW5IRTZpVG92TE5DWXR3bDBzRFh1Sng1ZjhQNjJsODZJTTI0VWhw?= =?utf-8?B?TXYrdS9HU2E1ZXZUQ29ZcXhWQjdTNWNYNWt2V1ZteXgzdGc5Q0RGYnV6Vnoy?= =?utf-8?B?QVBMQUdiQktyTStBbncra0x1VGt6d09XK3RqVEJvMWVWM2JsNzMzSlI4WEJt?= =?utf-8?B?VVNzMXczZDVZTVBqaEY1U21sZkVUZUZFdDVNSnA3RVorYW9FeFBqeUMvMXhK?= =?utf-8?B?KzVGTmFMY0xPZm44RkhLOVVoTE0xN0FGTzlZYzU2ZmRZeGNUU0xMbVYwL1Nu?= =?utf-8?B?SXRpeHR0b3B2d0w2YXJUSGt0a0gvZ00wM1Z0SmIvamJrVXRxMHhaSnRKNStr?= =?utf-8?B?c3ppWW0wcHJDQ25JaTRodVJhN0hUN0VleG5wbTYzSEgzNWUxcXUvbmVkZExN?= =?utf-8?B?RnJGREZmU2pDTytVbStRNURUUU85eE8rT0QxZk53N01raHdrTGdRcm01MVgx?= =?utf-8?B?bE1aU0RRelZqN3ZWVXA3NG5qRW1iblBtWmY4aGp6ZnA1Mmp3dXM5bXFydThm?= =?utf-8?B?WWNjVUk4aFNYc0pwQSsyWnFOK3gwb25FLzlaRDNSZnlRUk5ZOFVzWVZ3bHlM?= =?utf-8?B?SWpTWTdIQ3BpUFZHb2xqMUNvakp3cGhQU3FPVTBndU9RWXUzZEVyZXdwemNy?= =?utf-8?B?bENnb0oxMlZhN3J6aDE0RFhmVTRwUnBwVWdVM1pieHlRVThYU0FKdjRNZ2NR?= =?utf-8?B?TUVtZVpUaW1qTnViOENLbW1VcWg1UXNSSVNFczlMOWJ1RnRSbk9qaHBYYkkx?= =?utf-8?B?bnExaWRERFpvb0xMc2F5U1VmdDFUR2xxckpGM0tRWGYyZ3l1RzgrcloxOHF0?= =?utf-8?B?YjhtOXBaUCtvNzdoeFlYMGVuWURLZHlSMDBuZ2pMMWZRSVR5K1ZtZDlpWDJY?= =?utf-8?B?bjMrMGJSMUE0WS91Nm9xZ2QyME1Qc2k2NmI1d3N5RS9MOVZxbFV6SzE0N1p0?= =?utf-8?B?ZEpGRmNndmJ4VEFld3FXTDJmYitOYjk4RDgzdFVLR1kxOU9yaXpQS2dwYmV1?= =?utf-8?B?aDBKa0FsMERuMUlaVXpzYktIb1dUa1hVNVVES3MzRER3cTg4TWlSYmZrWWpB?= =?utf-8?B?Yzc4UUxPeFJmOStjSXNKSVFuSUpUdDJ2MWpqSWpkZ2NmZ3AzVDBtdnI4Wktj?= =?utf-8?B?Y2twR0U1d1dLRWdrbk1qU1hqUWFlQ0tRUC9EWWUyWEVkSWNDbUJMY090NmdD?= =?utf-8?B?M1J4QW9UYW1OTGVzenVIUndyd2ZQdDR3Ti9zUGhZeElGU0I5M3B2NXNSYk5k?= =?utf-8?B?Q1IwdEo1ZlR0NWQrblN5c2FaTkNXYXYxRHY1dDcrR0orU1dIcEo3bTdzNzB3?= =?utf-8?B?VjhUa0pkZmNnckduL3FsU28xL0c5czZmQ0c2bjBLVXoxYk42QStBTDBqbnc1?= =?utf-8?Q?yX88=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(82310400026)(376014)(36860700013);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: cybV66vTdHdkCidppG90Pry2EwTCmxuTgfIjAPdYIGo1BPF7U8I1Ftb2lnEARVU3UK9+rN6eZ07dSI8720aKuFT+Xpuhgq6ZfYafUGdpZyCYVpwSFC9GGw7b/qkIhClttGVBsZtzmMK/0h6So8DoIYwERiYFnNtA7d5+rLUg953lvAj8v/acVj/Omrnm1ae9HvG5rzy5Xw/6g7gtSFALxkcxmSnskmVK7RtYE6HtawaWDsXzvmZe6LSxk8OHgq6IfoAo71+D9VKeX2TeIK/86IW4wWsw9B+IpSD2xrTU34Za+3VbDCmI8+DhVMHXRI0NGXLYYGYOPU/m88PrWIxKGrDeO2HyYlxpmHGQBNWlPxVKjhD0NfK1mpR9wiAs3/rvaKZOucpOiRfwRjPb3T5Ud1I9jIypsvJyUVI4GYH65jNKuqg8AuYP1IWjtDcVagdxNlV+a4IwcjwSjFWxvoE+BUTyKQYcVpgd0WBbY5mL0x6xOBrIa/PQdaIEWmzPHXnIsWIT/llDcgmMHj3g3/7SaW4fGnIsTaPIkxu4RI/ksFvobbgikchEvE/BgxYvDhz+Gh6kHgqPTw6gLtgZPk5lwfBX9xEu/U8/5l5s6VfBIm+Xhc9GP6GZW8kOTitOGFt/4KI970Lr9l46CtolBgSJllhtFQhsuzoyIzr3YQOLvBJK8sx908pKILZxEHCS6JpY X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jan 2026 17:16:03.9483 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3d2fa0ba-1c3e-4044-3e5f-08de4ed99a83 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF0000019E.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR10MB8392 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32429i-eval.dts | 11 +++++++++++ arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi | 12 ++++++++++++ arch/arm/boot/dts/st/stm32f429-disco.dts | 11 +++++++++++ arch/arm/boot/dts/st/stm32f429.dtsi | 9 +++++++++ arch/arm/boot/dts/st/stm32f469-disco.dts | 12 ++++++++++++ 5 files changed, 55 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32429i-eval.dts b/arch/arm/boot/dts/st= /stm32429i-eval.dts index afa417b34b25..3b6151fcb070 100644 --- a/arch/arm/boot/dts/st/stm32429i-eval.dts +++ b/arch/arm/boot/dts/st/stm32429i-eval.dts @@ -312,6 +312,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -326,6 +327,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "host"; phys =3D <&usbotg_hs_phy>; diff --git a/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi b/arch/arm/boot/dts/= st/stm32f4-pinctrl.dtsi index 3bb812d6399e..bcaed4618738 100644 --- a/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi @@ -51,6 +51,7 @@ pinctrl: pinctrl@40020000 { ranges =3D <0 0x40020000 0x3000>; interrupt-parent =3D <&exti>; st,syscfg =3D <&syscfg 0x8>; + bootph-all; =20 gpioa: gpio@40020000 { gpio-controller; @@ -60,6 +61,7 @@ gpioa: gpio@40020000 { reg =3D <0x0 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOA)>; st,bank-name =3D "GPIOA"; + bootph-all; }; =20 gpiob: gpio@40020400 { @@ -70,6 +72,7 @@ gpiob: gpio@40020400 { reg =3D <0x400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOB)>; st,bank-name =3D "GPIOB"; + bootph-all; }; =20 gpioc: gpio@40020800 { @@ -80,6 +83,7 @@ gpioc: gpio@40020800 { reg =3D <0x800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOC)>; st,bank-name =3D "GPIOC"; + bootph-all; }; =20 gpiod: gpio@40020c00 { @@ -90,6 +94,7 @@ gpiod: gpio@40020c00 { reg =3D <0xc00 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOD)>; st,bank-name =3D "GPIOD"; + bootph-all; }; =20 gpioe: gpio@40021000 { @@ -100,6 +105,7 @@ gpioe: gpio@40021000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOE)>; st,bank-name =3D "GPIOE"; + bootph-all; }; =20 gpiof: gpio@40021400 { @@ -110,6 +116,7 @@ gpiof: gpio@40021400 { reg =3D <0x1400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOF)>; st,bank-name =3D "GPIOF"; + bootph-all; }; =20 gpiog: gpio@40021800 { @@ -120,6 +127,7 @@ gpiog: gpio@40021800 { reg =3D <0x1800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOG)>; st,bank-name =3D "GPIOG"; + bootph-all; }; =20 gpioh: gpio@40021c00 { @@ -130,6 +138,7 @@ gpioh: gpio@40021c00 { reg =3D <0x1c00 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOH)>; st,bank-name =3D "GPIOH"; + bootph-all; }; =20 gpioi: gpio@40022000 { @@ -140,6 +149,7 @@ gpioi: gpio@40022000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOI)>; st,bank-name =3D "GPIOI"; + bootph-all; }; =20 gpioj: gpio@40022400 { @@ -150,6 +160,7 @@ gpioj: gpio@40022400 { reg =3D <0x2400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOJ)>; st,bank-name =3D "GPIOJ"; + bootph-all; }; =20 gpiok: gpio@40022800 { @@ -160,6 +171,7 @@ gpiok: gpio@40022800 { reg =3D <0x2800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOK)>; st,bank-name =3D "GPIOK"; + bootph-all; }; =20 usart1_pins_a: usart1-0 { diff --git a/arch/arm/boot/dts/st/stm32f429-disco.dts b/arch/arm/boot/dts/s= t/stm32f429-disco.dts index a3cb4aabdd5a..39a80a9caa5f 100644 --- a/arch/arm/boot/dts/st/stm32f429-disco.dts +++ b/arch/arm/boot/dts/st/stm32f429-disco.dts @@ -209,6 +209,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -223,6 +224,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { compatible =3D "st,stm32f4x9-fsotg"; dr_mode =3D "host"; diff --git a/arch/arm/boot/dts/st/stm32f429.dtsi b/arch/arm/boot/dts/st/stm= 32f429.dtsi index ad91b74ddd0d..51c931f7b9d5 100644 --- a/arch/arm/boot/dts/st/stm32f429.dtsi +++ b/arch/arm/boot/dts/st/stm32f429.dtsi @@ -54,16 +54,20 @@ / { #size-cells =3D <1>; =20 clocks { + bootph-all; + clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_lsi: clk-lsi { @@ -76,10 +80,12 @@ clk_i2s_ckin: i2s-ckin { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; }; =20 soc { + bootph-all; romem: efuse@1fff7800 { compatible =3D "st,stm32f4-otp"; reg =3D <0x1fff7800 0x400>; @@ -580,6 +586,7 @@ syscfg: syscon@40013800 { compatible =3D "st,stm32-syscfg", "syscon"; reg =3D <0x40013800 0x400>; clocks =3D <&rcc 0 STM32F4_APB2_CLOCK(SYSCFG)>; + bootph-all; }; =20 exti: interrupt-controller@40013c00 { @@ -666,6 +673,7 @@ spi6: spi@40015400 { pwrcfg: power-config@40007000 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x40007000 0x400>; + bootph-all; }; =20 ltdc: display-controller@40016800 { @@ -694,6 +702,7 @@ rcc: rcc@40023800 { st,syscfg =3D <&pwrcfg>; assigned-clocks =3D <&rcc 1 CLK_HSE_RTC>; assigned-clock-rates =3D <1000000>; + bootph-all; }; =20 dma1: dma-controller@40026000 { diff --git a/arch/arm/boot/dts/st/stm32f469-disco.dts b/arch/arm/boot/dts/s= t/stm32f469-disco.dts index 8a4f8ddd083d..de025a385e9e 100644 --- a/arch/arm/boot/dts/st/stm32f469-disco.dts +++ b/arch/arm/boot/dts/st/stm32f469-disco.dts @@ -169,6 +169,7 @@ dsi_panel_in: endpoint { }; =20 <dc { + bootph-all; status =3D "okay"; =20 port { @@ -225,6 +226,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -239,6 +241,16 @@ &usart3 { status =3D "okay"; }; =20 +&usart3_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_fs { dr_mode =3D "host"; pinctrl-0 =3D <&usbotg_fs_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 01:49:13 2026 Received: from OSPPR02CU001.outbound.protection.outlook.com (mail-norwayeastazon11013025.outbound.protection.outlook.com [40.107.159.25]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 446F8346E62; Thu, 8 Jan 2026 17:16:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.159.25 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892573; cv=fail; b=XWCy5WBj2jcIM7UpV+XN5gIhJCvl5yqKqNTR/km8zNWg2CqhkLnWKSrA5PXUkUDb/8ZcCPTH89fjK922Fg2g9mXlJIcshma0zgW5N1UOL9/JgkpEtSYG9hbRnU2U3bfvdJlD6zjyDG37LmhjZdrPA1wg4ryLBNoVJX9tB4kkrx4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892573; c=relaxed/simple; bh=SPyTouDGCC91+XOEDTxMlZFfmZXDEg8sPf2qZbL5oWw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=B5Xzctc3I4oXDOsfUINvZ+MLGK7oGt5ONsUlBYcFg/rcXHvLJRO9IKFhtvXXrZSA2YTlyvMMdzWcdtPuYMgc6tCihHt58zSIVVSVP66ErfEowTN5G2Gz1wWk0VF7LqVrFESIXfE7jShKLnPLnf+SwGNH5uvOILCLyEoOl7f3Pj8= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=V2GBKm1M; arc=fail smtp.client-ip=40.107.159.25 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="V2GBKm1M" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=YQM5yvJQwuv4ejATGuIIAl5Lg08nGKHVo4SxXLQxUtjb5GR/RbeBE+CRe7vyrHEEwzIf+3ynQejT0WvBOZK1Dd6YK6F7mC/NJTzNu1b4kPUSkxJUmVxWCNEzsThG6ROe+O34kaFH2n2sVsfOXNqcsSRkDMtOCkAr8fRQnO57Jzrzj07KX9so4CoQLVBdhxKKzfO+cSlIqrmlhlB3yqYQzVj6kg3jb+4Ttg4+ebRCN999tLOXNknGc7nNoMaEWVevij4o/9s6LqWXnRrVS4jyivSxDhta1awUWLEO8wQhb3Kz4GTahUdHLrh9rLfmIH9gCSBwkQoM3/cXBOWW8yjT1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zdgesra8sUsh2QVglCjzufnpeFIapWv6f1CrS9FLne4=; b=HYXUJx3Z+vmbKVjw2OnGR0AjwhEplHRdgspWhV4L6yHHEdLk8fIyogh8kaAilKMz69ZoDP4K29G/c64dmrcBLk+Qrml/t5RdU/5F59gbcVC81EcRseXyjPGPy+U7ggpTrtgnyHPLtJl64OB5Y/IRxSUnPKRQI+OihRVCcSK8aUNJn5crWh2n5H0qi91NM7uhiOWI5jvP28maCO640u8P3ipv0rd+2PoY+UFH4GAguZgP2gI5HeLNnnHgWev+jaefAEkSmwSJAFtHB4WiFOYH4U8RvpZQJeCs42SemZsHQ0xtU/PbRW+e0HwBiAfdzX28tlffk8oAlsoesZteXm9PYw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zdgesra8sUsh2QVglCjzufnpeFIapWv6f1CrS9FLne4=; b=V2GBKm1MPQhexNGA/uf2dEuhAcZZXhXdWeCxjjCR3xMMYGRr+CHWJapmi1jsRpV6Srv5E2OIXe4TtxwjjWLzymx8yGbP14j5J12vbszKcHOVEq2Pxn7Scg2oplDOOYDhAm6InG1ufDYwJIDv6jzKpfUkV50z1P/OBSDujdL04e7DqMaXgVwrbnDGZPipGPAF7TOxb6pzfAqXSRxlvDY734S/hg6cVFKMQkjHmgb9t78aB8d6X/UF1Wp4e2RFApc7E+7+8wzVMTq1zwS9WAMXr61hFRF+BCH3/VMxxPyfP3zW/FU/aiDdvTBTSYycDAlTHAT4zC8zz+zKesyo1nJL6A== Received: from AS4P251CA0005.EURP251.PROD.OUTLOOK.COM (2603:10a6:20b:5d2::10) by VI1PR10MB3728.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:800:131::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9478.4; Thu, 8 Jan 2026 17:16:04 +0000 Received: from AMS1EPF0000004D.eurprd04.prod.outlook.com (2603:10a6:20b:5d2:cafe::3c) by AS4P251CA0005.outlook.office365.com (2603:10a6:20b:5d2::10) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.3 via Frontend Transport; Thu, 8 Jan 2026 17:16:04 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by AMS1EPF0000004D.mail.protection.outlook.com (10.167.16.138) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Thu, 8 Jan 2026 17:16:04 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:17:20 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:16:03 +0100 From: Patrice Chotard Date: Thu, 8 Jan 2026 18:16:01 +0100 Subject: [PATCH v3 2/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics f7 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260108-upstream_uboot_properties-v3-2-c1b9d4f2ce8d@foss.st.com> References: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> In-Reply-To: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF0000004D:EE_|VI1PR10MB3728:EE_ X-MS-Office365-Filtering-Correlation-Id: 282a019b-3509-488c-f843-08de4ed99ae9 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|82310400026|36860700013; X-Microsoft-Antispam-Message-Info: =?utf-8?B?elVwRTdxK1pRTW9FcjFlOWdGOUI4UTlzTjZQOUxKNittTGN1U3BFVlZVSWh2?= =?utf-8?B?Y1gwOVdqeHRNY280WlJjK0F6K2ZTaEFaVFl3VzVUSTJLeDZvRTFPVU03bHZM?= =?utf-8?B?RTFMaGhmWU44NERmMG9VNklxUHczRTRaTXBVaDhidXFiNWlUQUNPVmZINmtE?= =?utf-8?B?d1ZXTzMvNE54emVJOTZ6ZzN3M3FwdDNsZkF1SW9Hc1JHVno5Q1ZYYmEyOHc3?= =?utf-8?B?VWNkajBzWlRTbjkrdVRsdUVmNWFxOHV1MDFrbWthZC9SSUJkUU1ibXZlUHgx?= =?utf-8?B?eWNTMDB6LzBMc2tURzQ2Y3lEY3FJL013Z2M5Umh3aGt4YTdRRzNTelplK2FO?= =?utf-8?B?SlBtK09FbWZPaXJoWk1ONUlqdE9ITHVEdnpuZlFteTdtZEVXWk9lSlJGd3Q2?= =?utf-8?B?RjNiT1dDczBUdTJ2LzMxTXE1cXJaN3RCN21ma2d1MzVJU21HUHNVU1JvdTZo?= =?utf-8?B?eTlTS0FwdE8wcjl6RUVVSWdBQzJpdVphUWtuR1NlbjQ2N3laR2RTc2ZtNlhQ?= =?utf-8?B?SllmZ2dmQVNwZHNRdEd6cGtBUFFOdXhDUkRhYzNKVmNZUjBrYXpNbmh5eTgr?= =?utf-8?B?amt3aktrNFZhMUNEMkNyL09zU3pJcDdjSnd2YzJJdThnUDRaYi9RZkxVNEl4?= =?utf-8?B?WGZreWlmV2ZUQjBmRlowc09LL3lTOE5pNnpYY29JZTh5WFJ1Tk1EbmhoOU1G?= =?utf-8?B?SDN0S2JTRVF2bnRBY05QWTBPb2w0THNQdjdXTXhuekw4MkV0ZzJmTU5oempX?= =?utf-8?B?RVA5cktEeFVpaDZtNFJHQzJEUlhYbllwY25ZZ1pnTkZUdWEwOFJEa1hmQ1Ew?= =?utf-8?B?YURKWUxXREJ4aTdFcjlKZHpQZnRVVkU1QmJwbHZINGVpWXdnbDBiK21tT1hW?= =?utf-8?B?VWZNU1QwUUh2b0x2OFc2cHhDL3hmNmhpMmt6UDJnd2dvT2QwMGEzbjVxREgy?= =?utf-8?B?ckpFQ3J1bmFLbW1GdDNGRFBmUDBGTG9FQW5tWEJmOUNINlA3WFlQWmozeTFw?= =?utf-8?B?V1Z4bzJzUmJ2Z0g2a2JlbGV4eW9KcHVjNEJ3Z3dGR2pNbEYwOE4rQW45TFBE?= =?utf-8?B?TGJ5RCtyaVpOa1RnZk5NcG5wYW9Wb0srYTN2SzFVb21veDhYbFR1TUUySHlh?= =?utf-8?B?Rm5JWFhUenoyVE1LMU5lUDBoT3BTcXhLdkFQbTl1ZzN1TXcyVTVnL29TbkUz?= =?utf-8?B?bFNKOTMwdWU0eURkSWF2bHltRy9EbUl6VEx4bUpuZnBPbUg0VDFyK2tia0VF?= =?utf-8?B?MWJSRGx4ajNPbXM5ZkRqWVhXUkw3OE1YZHJPVG9LckM2aG84cVNVY0JEN3ZE?= =?utf-8?B?VW81WWtQUEN2N0tyOGt4VDFuQ21aTGlaQXcwOEZaLy9mR2JFTERhVnJvdnVC?= =?utf-8?B?aGJMOWRNNmhiL3VyTi84MFo2WU5MMjdzMG8rWGpHcmwwa0dxSGdPQW9HcFNy?= =?utf-8?B?Z0FXdmtYR0YxRXpyMWx0eGZGdE1OTE1GclBuR3R4WGcza0FKNTF0MTIxUUpG?= =?utf-8?B?bGFVZVlxUFU1c3ZBUnpaOEhvMDNiZko0dFhKRnc3MDRmWFdkbEVIV21TTGxB?= =?utf-8?B?RzREWWlZQkozemhIdWFDVW5HL1dDMjI2dGErN2t3U2VOY2k1cFB0V093RFls?= =?utf-8?B?TVFVeml5M1JnRGdzcjg4ZUxZa084TzcwYVNjQ3drdHNtaC9TYnVDZ2FSZXda?= =?utf-8?B?cW45elpSMmxuK3U3a1A4NXVDMU1JaXFKYnpyY0dVaTcrazBJdjA1bC8rRHZr?= =?utf-8?B?RkNRTjFmZkVyQkNlbFFLZ2xma3VFZ2tTUXJMTm1EZjBySWVlaTYxSDFTWUlw?= =?utf-8?B?RFRGSmc5UFk4T1RuQ1F1dDhDOXJmRmRPYWx2VlFkNzJSdHZPRGRMcGI2Wm05?= =?utf-8?B?TkpiUzFib3JuQm5BMFB3U1M3UVl6eUd4R2ZsZUhMMWFUS05pTmhnMkFOT0Np?= =?utf-8?B?ZnZrS3VZZy9md3JkazBxait4VnZZRjVzWmZVZXlQT1ZydmlXNXJZMldtZ1F5?= =?utf-8?B?OWowUEUxcmRyMlNiNUNRUzFFamEvRjZYdmdKbzZFZTFNZDQwVHRLUUhMd3JN?= =?utf-8?B?ckJTMFZva1NIdnhHc3hSTkd5Tksra2dVcGU4dkNnb2dNN1paQ2VsMGJxczFG?= =?utf-8?Q?ghVE=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(376014)(82310400026)(36860700013);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: BB/8pFrjkwJ6F8ZnNxuM6uV0YTV3LraE0oIRKVpEbShVat1zfumicT56dBDHEBnBvvL+EiC1IED+QZUNvRdquL9X3q+CJCdwj2pJUm+bemEgVl61aMtbUaM6sORgChvtC0fTG4HSC36hme8i3DZug+zWnKvpOrwMetnxi6Rt9/4/KkeapmAdVX80jQdWpb1GCaV7juZz+yak7d+NOqFL70Jyd0wO5LQ3QDwB1QHoJ7sBiTdmQjsgK1PEHcq81stvUIwwu4EOQmKLn6z0nZ1tgxJlReihgCLENqKjaX/c04Qh0Dhk10VUmpSiJKwNkwbyURLBL0Wsxbt0j8OFLgm79wzRdcNbg9G+AdHjnYKnMp/fcBNg0i4IPfLFyY2HCRyRbyoamo2lnW4QAZMFxxzuaoKsf8xUPKTHVPaL2yWjHwJTaglmxBDCXEWy10nKVipwiUwyHkfWjGvpEbIOOEc88uUOhlydx5+XVsClxtlg6cjUSMiDbngSStHCvcSWlFhdS5wZKUcIpa2oLD/U+LXpB+4zCGH2C+CoYguBvFnKmzXm/dRAYFSuHQ1DIeVlyNKgQPHOqYCVHrw+RKpuXmGdvVyevexf6z5vCQLQkkjp9X84+TE8Zazkj6sC+9Qxj1xltm24SmOgCqIdE1VarBA+L0hViBGZN2feug+Tp9Ezf3+XSvl5zfpwgubAy68+M6S7 X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jan 2026 17:16:04.6321 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 282a019b-3509-488c-f843-08de4ed99ae9 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF0000004D.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR10MB3728 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32746g-eval.dts | 10 ++++++++++ arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi | 11 +++++++++++ arch/arm/boot/dts/st/stm32f746-disco.dts | 12 ++++++++++++ arch/arm/boot/dts/st/stm32f746.dtsi | 5 +++++ arch/arm/boot/dts/st/stm32f769-disco.dts | 12 ++++++++++++ 5 files changed, 50 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32746g-eval.dts b/arch/arm/boot/dts/st= /stm32746g-eval.dts index e9ac37b6eca0..26c5796a81fb 100644 --- a/arch/arm/boot/dts/st/stm32746g-eval.dts +++ b/arch/arm/boot/dts/st/stm32746g-eval.dts @@ -213,6 +213,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "otg"; phys =3D <&usbotg_hs_phy>; diff --git a/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/= st/stm32f7-pinctrl.dtsi index 97fc3fb5a9ca..6b01c3c84272 100644 --- a/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi @@ -24,6 +24,7 @@ gpioa: gpio@40020000 { reg =3D <0x0 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOA)>; st,bank-name =3D "GPIOA"; + bootph-all; }; =20 gpiob: gpio@40020400 { @@ -34,6 +35,7 @@ gpiob: gpio@40020400 { reg =3D <0x400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOB)>; st,bank-name =3D "GPIOB"; + bootph-all; }; =20 gpioc: gpio@40020800 { @@ -44,6 +46,7 @@ gpioc: gpio@40020800 { reg =3D <0x800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOC)>; st,bank-name =3D "GPIOC"; + bootph-all; }; =20 gpiod: gpio@40020c00 { @@ -54,6 +57,7 @@ gpiod: gpio@40020c00 { reg =3D <0xc00 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOD)>; st,bank-name =3D "GPIOD"; + bootph-all; }; =20 gpioe: gpio@40021000 { @@ -64,6 +68,7 @@ gpioe: gpio@40021000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOE)>; st,bank-name =3D "GPIOE"; + bootph-all; }; =20 gpiof: gpio@40021400 { @@ -74,6 +79,7 @@ gpiof: gpio@40021400 { reg =3D <0x1400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOF)>; st,bank-name =3D "GPIOF"; + bootph-all; }; =20 gpiog: gpio@40021800 { @@ -84,6 +90,7 @@ gpiog: gpio@40021800 { reg =3D <0x1800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOG)>; st,bank-name =3D "GPIOG"; + bootph-all; }; =20 gpioh: gpio@40021c00 { @@ -94,6 +101,7 @@ gpioh: gpio@40021c00 { reg =3D <0x1c00 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOH)>; st,bank-name =3D "GPIOH"; + bootph-all; }; =20 gpioi: gpio@40022000 { @@ -104,6 +112,7 @@ gpioi: gpio@40022000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOI)>; st,bank-name =3D "GPIOI"; + bootph-all; }; =20 gpioj: gpio@40022400 { @@ -114,6 +123,7 @@ gpioj: gpio@40022400 { reg =3D <0x2400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOJ)>; st,bank-name =3D "GPIOJ"; + bootph-all; }; =20 gpiok: gpio@40022800 { @@ -124,6 +134,7 @@ gpiok: gpio@40022800 { reg =3D <0x2800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOK)>; st,bank-name =3D "GPIOK"; + bootph-all; }; =20 cec_pins_a: cec-0 { diff --git a/arch/arm/boot/dts/st/stm32f746-disco.dts b/arch/arm/boot/dts/s= t/stm32f746-disco.dts index b57dbdce2f40..9545b14d77c3 100644 --- a/arch/arm/boot/dts/st/stm32f746-disco.dts +++ b/arch/arm/boot/dts/st/stm32f746-disco.dts @@ -169,6 +169,7 @@ touchscreen@38 { <dc { pinctrl-0 =3D <<dc_pins_a>; pinctrl-names =3D "default"; + bootph-all; status =3D "okay"; =20 port { @@ -207,6 +208,17 @@ &usart1 { status =3D "okay"; }; =20 + +&usart1_pins_b { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_fs { dr_mode =3D "host"; pinctrl-0 =3D <&usbotg_fs_pins_a>; diff --git a/arch/arm/boot/dts/st/stm32f746.dtsi b/arch/arm/boot/dts/st/stm= 32f746.dtsi index 208f8c6dfc9d..b0f012de759c 100644 --- a/arch/arm/boot/dts/st/stm32f746.dtsi +++ b/arch/arm/boot/dts/st/stm32f746.dtsi @@ -54,6 +54,7 @@ clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk-lse { @@ -76,6 +77,7 @@ clk_i2s_ckin: clk-i2s-ckin { }; =20 soc { + bootph-all; timers2: timers@40000000 { #address-cells =3D <1>; #size-cells =3D <0>; @@ -149,6 +151,7 @@ timers5: timers@40000c00 { reg =3D <0x40000C00 0x400>; clocks =3D <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; clock-names =3D "int"; + bootph-all; status =3D "disabled"; =20 pwm { @@ -645,6 +648,7 @@ ltdc: display-controller@40016800 { pwrcfg: power-config@40007000 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x40007000 0x400>; + bootph-all; }; =20 crc: crc@40023000 { @@ -663,6 +667,7 @@ rcc: rcc@40023800 { st,syscfg =3D <&pwrcfg>; assigned-clocks =3D <&rcc 1 CLK_HSE_RTC>; assigned-clock-rates =3D <1000000>; + bootph-all; }; =20 dma1: dma-controller@40026000 { diff --git a/arch/arm/boot/dts/st/stm32f769-disco.dts b/arch/arm/boot/dts/s= t/stm32f769-disco.dts index 535cfdc4681c..539517c7991e 100644 --- a/arch/arm/boot/dts/st/stm32f769-disco.dts +++ b/arch/arm/boot/dts/st/stm32f769-disco.dts @@ -133,6 +133,7 @@ &clk_hse { &dsi { #address-cells =3D <1>; #size-cells =3D <0>; + bootph-all; status =3D "okay"; =20 ports { @@ -178,6 +179,7 @@ &i2c1 { }; =20 <dc { + bootph-all; status =3D "okay"; =20 port { @@ -221,6 +223,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "otg"; phys =3D <&usbotg_hs_phy>; --=20 2.43.0 From nobody Mon Feb 9 01:49:13 2026 Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11012018.outbound.protection.outlook.com [52.101.66.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AEB2C322A; Thu, 8 Jan 2026 17:16:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.66.18 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892571; cv=fail; b=gwJH9s8M8A4gXrsWnKznJyDiSdtOWCqVgWGV8KfFWOMAInEsBKBK4+B2+mHa3NBO31ITwnDEWrdPAM7brOk+38vAWPyXvOp6wvFd6EzKYdS22laHlIPtqu9eI4gvYK+oyEgKVtMMUWmTPkXqvkL665V4PJH+8ZvpkNlOJq0czl4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892571; c=relaxed/simple; bh=FFZ8TxbdgnCksc9ja57FCXTgy8xDeLloWUEePs0vZiA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=EuLaajtKkrrX+By2LEKxhrWi2VGzWC5tYq0IXw+Pmvai3nTst0XWG2nEORfyK0RcbDzHHsaQtAzyMY28s89zClxUQViOhFF/LIg/ls+TDk6EinMrfAC8os/PYhFQsq2wPRvgsskLL5kex3n0iXNsTAqW84xD5l2khqaapYyXExI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=S2it9M9a; arc=fail smtp.client-ip=52.101.66.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="S2it9M9a" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=jdDkGdhW6YXLHRg+lPEHF52qh99fJiQfvpwTmXA6P215fFaBjVWmg3KSgioAYGs1GrA1mkiLktp7vpJo3+7OLHTVEIq2qPhnfTVUuhMDx7o25NtDLJQKvrSBTEU6sowcFK3AUsXFwpgfWwa5A1yhqo7Ew30JA2fD7ZP+sbLWK21EKVxeCRlmzPZpeRVZhhf7XN5pZhLbiAXllVw0AtEHhOiJCxiQVy5CjzO6nzvhw19Z2DCk5oG0xiooTqJMnZUD4JCA/bWPPK74aki9wuItogZHpfGSDZod1F9bk5hCseKh5Bb3SdGlfapYX1IBdzmaRL5dJ+BzzZnRh1WPF3AZ4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YExCqRFrfDEsaunpy04sLQ8JOdIM85t5EPyjuyqYBAU=; b=bR3ODFb8Dj3XKisyM/Vp0HoKeJxNr4mflmJd7cc4FUiYJHJC24SLpxq8gsLejxfy0yatgTtTcfbF2tc0C9FWiffEs7yDjPgihp8uOCmulmoh5DxJFnhnM5rEd+pNpP+vvfN/1JXR5JWe0NC0H4R6L+WtSeqSET5FnF4Td3sKW4A2Ys5ExGQTuLR4VZW4LcYo1kskkqj5n/sYg6cUPnS7vEqXzC1zjxzqmuAyHNfFlgMFa2I360zUTUOwYAadJzK6KVKgKmoYDuJVSnpqyAojrn9w67xyedNSYIS03lB7VJ+zE47yVXNmNNr3Nc90m+ltk0NPDhJIdtGcKGRuglEaNA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YExCqRFrfDEsaunpy04sLQ8JOdIM85t5EPyjuyqYBAU=; b=S2it9M9a0JPLrXyVTmUECi2SRfSgGgwQxjNtRGABXMq3pReOJLvjF8THDJ0XqbcP9VLwV9YmVuniNKa5KE2fAlr9hWjT6dr2bHujxyJ4mNjCSSeflEi13MuWXvslwaKQirNoHn0h9IvpNMnyiKi+qCuuUHiLfALUPFIwH4S3UjRAFiQzLuttA+vATqUofaZDg/wAQXsD8Sdqk/LcBfRA1Fa0oDK6lHNLm/k7axLFIDlDXa+WnuVsxJyLNU8RPRI3TMhAOmMFYYBw7yAj3UUjB/w3s1omHvqwTPqrin8UksN23bm74vINqdLvvLnuqFZSZM1ElftxjJLMNLbm1g8EeA== Received: from AS4P189CA0027.EURP189.PROD.OUTLOOK.COM (2603:10a6:20b:5db::16) by VI1PR10MB3981.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:800:13b::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9478.4; Thu, 8 Jan 2026 17:16:05 +0000 Received: from AMS0EPF00000199.eurprd05.prod.outlook.com (2603:10a6:20b:5db:cafe::bb) by AS4P189CA0027.outlook.office365.com (2603:10a6:20b:5db::16) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.3 via Frontend Transport; Thu, 8 Jan 2026 17:16:04 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS0EPF00000199.mail.protection.outlook.com (10.167.16.245) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Thu, 8 Jan 2026 17:16:05 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Thu, 8 Jan 2026 18:17:19 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:16:04 +0100 From: Patrice Chotard Date: Thu, 8 Jan 2026 18:16:02 +0100 Subject: [PATCH v3 3/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics h7 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260108-upstream_uboot_properties-v3-3-c1b9d4f2ce8d@foss.st.com> References: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> In-Reply-To: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF00000199:EE_|VI1PR10MB3981:EE_ X-MS-Office365-Filtering-Correlation-Id: 9581570e-defe-404a-5522-08de4ed99b51 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|1800799024|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?YTFUdUp1WHpNeHB0SFRieDUxZzJsQllCeWYreHZ1VzZ1VmdFUnA3WHY1TmRZ?= =?utf-8?B?MTRvRDhzOC9IL0ZpQ2J1bXVyRUFIN2t6UjNDNm16SGgweW92b3R1VzhnL3Qz?= =?utf-8?B?Qm0yWU9aSlFzeDVsRFk1dXBWbGlQamczOTM0V3BsUkJEQ2UyUG5Zd3NCR241?= =?utf-8?B?cWNuZVlWNkNmZGRSWS8yc0F4Vmpqd0hjQUdqTWVGM3U3UTlhSlJONmVjRkRI?= =?utf-8?B?QVROQmVVSkI1dTZxZndscDNVellqcHQvbmtBS2N2WE9hZG9jSlpjOVRnNWV0?= =?utf-8?B?WkVNcXJVSE9FbFpwZHZNNlB5RWRxUDRzODlmS21KUWFiY3FoOUltUXZMdGlH?= =?utf-8?B?MkVOQjV5Y3k2T2ltWUZQNzdnWHprTWR0UzZGNnFUWUM0TERNYlUwckJzRFVS?= =?utf-8?B?WnFua1QrVjI0a0MvM1YyR01EWVhua2dTcFRzVy9KS1JRdDlTa1IrSDdTTTQ2?= =?utf-8?B?a0czMVpMZ0RFYWFZbzMzVURRWlVDY0hiZlArMzJUWVMrZWZ3RnZKNERwRnNq?= =?utf-8?B?MlNJT0x4ZVZvZjdHNithMTIzNy9tUTNrbWw0M0VjMis0ZUhBaU1iVjlMalJq?= =?utf-8?B?MktPWkZYaWErYWtvWmVOaXhvQ3lPMVhlb2d3R2RtUEQrcThKWXVqek41Wkto?= =?utf-8?B?eFI3b01XTk5qNmZDbktIQzdJWGdHZkRUSWxYVVNlZ1U1NFNxK0RBRHY3azdV?= =?utf-8?B?WHRaT0FFRkRTQkw5QU9lZDQrVmtyZWphTUNldHc4R011bS9WazdVMHp0ZHhp?= =?utf-8?B?TzhNWllOL0FsRFhXeVZNOVZuU3lYeklmaDl6Qi9INldmcit0TlhDQTJvelMv?= =?utf-8?B?eXVpRjFWTkFweWVrUFY4YkZidG5LeHJHeVFzUkYxUXcxK3Bham1wRDZKeGdM?= =?utf-8?B?SmYrU0l0SHpjUjlKSldEeUc5MlNQWmtaRWNzYWczVGl3bExtUSt5cnhJOEhM?= =?utf-8?B?ZE1vTWtwckZNK2tWU1V1cjlkYzczMno3S1Zhd25nRm9XN25CS2M5NDQrVGdi?= =?utf-8?B?SHBmSWFKUDc2LzdzMGhTa1hJM3N3K2pGNUl6NGNkZkdaNW9reEdiZW44OWZx?= =?utf-8?B?K2VGZkFONkdJR0JaRHkvdjE5b3hPUCtlcllrR3BkTjd3ZitvQmhJUDZ3N1N6?= =?utf-8?B?Q1FmZm1ZM0YxRkFjekd3bldkNkpyZ2xrVzdxRUxMMHBUWms3RG5nZG5UeTZ0?= =?utf-8?B?UWRpakgxNUxIS285RTZCZmoyNmZSNEpoTkk4WUxFUERVOU95ZmxReWFiUG04?= =?utf-8?B?aCtHTnZ2YW11eXFQNHJuZCtseGJhbWExQmFCbDBMQ0twa1Rya0hWd245U01m?= =?utf-8?B?ZEF6YllQTVJOTmRhQnFMRDEya3UwQ1NSUG15UnAwdnQ3YXUrcnZ5Y1Fpc0xu?= =?utf-8?B?bUx1dDVER1MwMzFLZ2JTL1dkYm9SVGxNWWlCdFl6ZnVTekh5NmdWblFlN0NX?= =?utf-8?B?dldyL1g5aThWN3Y4Q0E5dkozL1pUSWUrZWxOOFl2Vm90ZUVyS2wyU0NVUG9q?= =?utf-8?B?L2p1T2ZwTndMeEZnWUgySG9nMzJiWTI1VXhqbWQyNkk2K2ZROU5BZ1M4cHNP?= =?utf-8?B?N2g3eEt2cCtaaERsakQyMlJDMXoyVHpGcFRMbVVycjlRTWFuaU5Wd0NyRzJy?= =?utf-8?B?OTJmUmVXWmEyT2JGWndReWZaUmVQZkxkTkFER1Eyd1QrbTNWUFFGNWNzR1ZY?= =?utf-8?B?eU41QzRHVVFXMDZDclkyQm9pM09iNWlwMWw3VVZQZVAvMHhlZjNjYUdraE1J?= =?utf-8?B?eUpRZi9VNFpwT1ZseU1rOUNpM3JJY04zbFJiZnVxSzdsNm1pS1ZpTWNvbURI?= =?utf-8?B?Y0dDcmlaSTBCdnROQStOQ3FuQ0xGT2sycm9YNDV6dTJBd1oyS0FjRUhab0Fn?= =?utf-8?B?L0xadnE2M0ZjQVBkVzBUS3RTMVJiNHlJNDE0eEh0N2k2Q09PN2tpeTN1T0o3?= =?utf-8?B?TTJvTDJ4L3NMY2VuMzZmQW9RbklOUEpPWDlIQWdVeDVmRDRRN3hmZEg4bHA5?= =?utf-8?B?cTVEemtuSjd4SG80cVB5QllLMEhVOE95WWF1TzJRYTJ6em1sNjFNLzV4aEVX?= =?utf-8?B?ZU9rSFF5eTBKL1dYaGhuaFhRV3dsRmRCL25CNkRFV2YwUkkybGR3OEhjOHVQ?= =?utf-8?Q?9+g8=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: yhbPr3S48zluCwnibSiUTeKm2S4g1c5yKLMmH2jZmeQME06qlKbyN2pOs4OLOCaCWGOHDu0HmhSKrxWEn/Fp34uiY9atjqV7Er7tLK1Qp0rxywXkxZ0NWKOd+9xxB7hoPj6zNkmEMPNdLIb7uc4E2/CG130e6+gx8TdwoH9fg6b2aocko+kNejCVW3D/xLqP21mooz5YzovImVnQZZ2VZjlDJQ2f3DT2U0MQzIhXh8RHPUIlcdA+PFs2UTDQj1IIy/Dd/gIzl5KOfNlHTX/fgomzl6/jD2v2bgf2yGz06qFzKDxkHTIky9D1YTtT2IBRO08Uqd5YY67Vh708QPL6XkLAWJYWP9AqGFEoVm9DaRSsVypIbvF6KsmF/UGAccmq7vukALWsN568uKybc44YY/r7k2KWwHC4+n0MMigppSxFvoiwSuKD4X6YKqbbbq/EUotZe+jahJHzk0EAnB8pgmLjpL7ifriquXHf0EFv+oAzznjvlM9NmOhTEJe3H/ZfGSjCG6fuG8yMqdR/svVmuj5XtsC+Hx9yYlFjpRJJfk5JldsHjX+3HbGcY/XLc/+E/qWjfsYT/YXgk/fwlZ+HFAMhZ0rNJcw67sJmauzww7ephGbiQcjGwZOLi8nS45m09aBU2iB3e7zZ3/zJY80LN3EyUQVjVIUbTxE2eTY2hkcc5sVUpa0zAdQ0cuBQ+GlZ X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jan 2026 17:16:05.3040 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9581570e-defe-404a-5522-08de4ed99b51 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF00000199.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR10MB3981 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32h743.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32h743.dtsi b/arch/arm/boot/dts/st/stm= 32h743.dtsi index 2f19cfbc57ad..790e4558c905 100644 --- a/arch/arm/boot/dts/st/stm32h743.dtsi +++ b/arch/arm/boot/dts/st/stm32h743.dtsi @@ -50,22 +50,26 @@ / { #size-cells =3D <1>; =20 clocks { + bootph-all; clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_i2s: i2s_ckin { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; }; =20 @@ -75,6 +79,7 @@ timer5: timer@40000c00 { reg =3D <0x40000c00 0x400>; interrupts =3D <50>; clocks =3D <&rcc TIM5_CK>; + bootph-all; }; =20 lptimer1: timer@40002400 { @@ -547,11 +552,13 @@ rcc: reset-clock-controller@58024400 { #reset-cells =3D <1>; clocks =3D <&clk_hse>, <&clk_lse>, <&clk_i2s>; st,syscfg =3D <&pwrcfg>; + bootph-all; }; =20 pwrcfg: power-config@58024800 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x58024800 0x400>; + bootph-all; }; =20 adc_3: adc@58026000 { @@ -596,6 +603,7 @@ pinctrl: pinctrl@58020000 { ranges =3D <0 0x58020000 0x3000>; interrupt-parent =3D <&exti>; st,syscfg =3D <&syscfg 0x8>; + bootph-all; =20 gpioa: gpio@58020000 { gpio-controller; @@ -607,6 +615,7 @@ gpioa: gpio@58020000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 0 16>; + bootph-all; }; =20 gpiob: gpio@58020400 { @@ -619,6 +628,7 @@ gpiob: gpio@58020400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 16 16>; + bootph-all; }; =20 gpioc: gpio@58020800 { @@ -631,6 +641,7 @@ gpioc: gpio@58020800 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 32 16>; + bootph-all; }; =20 gpiod: gpio@58020c00 { @@ -643,6 +654,7 @@ gpiod: gpio@58020c00 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 48 16>; + bootph-all; }; =20 gpioe: gpio@58021000 { @@ -655,6 +667,7 @@ gpioe: gpio@58021000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 64 16>; + bootph-all; }; =20 gpiof: gpio@58021400 { @@ -667,6 +680,7 @@ gpiof: gpio@58021400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 80 16>; + bootph-all; }; =20 gpiog: gpio@58021800 { @@ -679,6 +693,7 @@ gpiog: gpio@58021800 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 96 16>; + bootph-all; }; =20 gpioh: gpio@58021c00 { @@ -691,6 +706,7 @@ gpioh: gpio@58021c00 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 112 16>; + bootph-all; }; =20 gpioi: gpio@58022000 { @@ -703,6 +719,7 @@ gpioi: gpio@58022000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 128 16>; + bootph-all; }; =20 gpioj: gpio@58022400 { @@ -715,6 +732,7 @@ gpioj: gpio@58022400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 144 16>; + bootph-all; }; =20 gpiok: gpio@58022800 { @@ -727,6 +745,7 @@ gpiok: gpio@58022800 { #interrupt-cells =3D <2>; ngpios =3D <8>; gpio-ranges =3D <&pinctrl 0 160 8>; + bootph-all; }; }; }; --=20 2.43.0 From nobody Mon Feb 9 01:49:13 2026 Received: from MRWPR03CU001.outbound.protection.outlook.com (mail-francesouthazon11011002.outbound.protection.outlook.com [40.107.130.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8EB63346FB2; Thu, 8 Jan 2026 17:16:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.130.2 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892573; cv=fail; b=ctOH3KOA+Xc54hA6a/Euyaupo3+8ak+0UmpKz55JbCEBMtt14zR6rs7ok1yzO7S3wN6bFux0N424zufrsWoVlZNHiT9/RlsUtbEUu5QHeOooRZjxKEK6cLRibcJtKQ66m6bzr43fsA4e6sOsAaQwQB+JvRXiz/Uj0DzKmqZi3C4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892573; c=relaxed/simple; bh=PuGRKiFB1nx/wIf7tMhBv4p1/OgrVgO3e0MquOCbCNY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=W6yDBQl2ZSuAMT8cVIoj65lKsHiv8vroran++Q9Sa+pFfr/CqmT0swyZQsT97RlBrRbxjYaQPNdAmkRCi2Zz2BufTDxjVElzBQppunc8Kk3AUySwq0Me3Z9kmm3nQAcBYvzbhSblBL6m2zI7V2o5qqGXeo/HNKq+9vEg5Kj4V+s= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=JrEokWJb; arc=fail smtp.client-ip=40.107.130.2 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="JrEokWJb" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=TQpWVPi1KT2Oc3BpYMLGos/PmwFIGTMMU9L3bYzM01QOZnkxG+7LdbkPGUZF2hCqOBX5Gm7CdjVVNWS1JCWNkIcuSmz5MfXO6NryVB9cmAWS7bxLlHV2t95elESOj7FsHpZ6Kwi07gVE9lMQ+ARwEyBxgcNgOUvOtHNmsyvunvQ6ov4GIJspnqr9MYzSvTHSdi3zlU2hR13FF7jioAi9rv4Tz8+FPXjpGxKPgyZTVvq0HIgZpOmKpq94lpyQz0zukdEMDeDQQo5FiKAHXsuvJjaYxvYoSDtqMH5Rb9hvvVUemErM7phIbir7lq90xOLxXn5pUp6geKncW5cU63dQvg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6w3rrJHDXH3gZJo7K9Cu48MXav0WVtIvRr/eQOeJnZ8=; b=dYpirR414OLQH19dnCAP1OCiv59mEEtNYBksjLljCzzpEKusSN17p7mqY5GJ+XFC1ArG9Pe4vKEpfQkb0dR6WHTZpqWoHEtenS+IWg5rerZGrgRnzv73+qLVBExturq/Zw0xL612xjEpZgNE+l/oLIOnbSVyWpi3y4XdXpYcJU8OqG7cUup0m1NT6E5JFwZmyW4U3AArvYP/qyRzUqYaAZXLff3alJxLL9SwajU17dalfsUoftc1gO8wcA4By+m87TyOwFLFDCTXprgdiehkiN8qxKh6+U75PKJMqozLhiJpgxU7Ab3QhA7Kquf+iPBAXFyqG5OEA/UN+6kdBydpAg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6w3rrJHDXH3gZJo7K9Cu48MXav0WVtIvRr/eQOeJnZ8=; b=JrEokWJbTkF7k4USIBcRzLrbjRtepNUqnCPfeeiKlPFQYAUUOMQ3FDgAJl8UEpAH9A2gBX2nSCrMnAKlc0DCueWCvSnWMu4GwygHJvDVRohn7bNdrXUG0l1HqE9ARYmYS6FPv1d3iHo0MjmrvieR3GdXCwEyWqaTlp1XZKxPrA3RhUDAz+pF7ENo9zIwI+AgP/KH90Zm4mDnKX4ydfrs7ciJ+3m7f9APFgbaH/EJjp9d6TIjlldTcMRD6oNF5nj1Ril/ToBjWqw+PhaNzgk+DsBzqiQAH9c13KXxS7bnRPlYIQKe3epUWXxy8+p2dN29/sZqyCQjcum170qWn1Vdww== Received: from AS4P195CA0020.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5d6::7) by AS2PR10MB7456.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:593::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.3; Thu, 8 Jan 2026 17:16:06 +0000 Received: from AMS1EPF00000049.eurprd04.prod.outlook.com (2603:10a6:20b:5d6:cafe::e3) by AS4P195CA0020.outlook.office365.com (2603:10a6:20b:5d6::7) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.3 via Frontend Transport; Thu, 8 Jan 2026 17:16:06 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by AMS1EPF00000049.mail.protection.outlook.com (10.167.16.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Thu, 8 Jan 2026 17:16:06 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:17:22 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:16:05 +0100 From: Patrice Chotard Date: Thu, 8 Jan 2026 18:16:03 +0100 Subject: [PATCH v3 4/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics mp13 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260108-upstream_uboot_properties-v3-4-c1b9d4f2ce8d@foss.st.com> References: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> In-Reply-To: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF00000049:EE_|AS2PR10MB7456:EE_ X-MS-Office365-Filtering-Correlation-Id: 49dc38d8-9010-4f9a-869b-08de4ed99bc1 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|1800799024|82310400026|36860700013; X-Microsoft-Antispam-Message-Info: =?utf-8?B?STVuUzhDQ280SlEzTkJOeEN2M1Y4QWtLWTllWWZOckhwT0UrS01ab09xQkpG?= =?utf-8?B?TUlLL2FrejJWb2x0NHZxMTRlZGkxaWU1eG9QNjJLVFd1NnliZW4zSWJKRWZw?= =?utf-8?B?K2pYRjQwdjh5UW1OSHE4NExUaEFZZDlXaDdlNVVUQkdINEhZRHkvNEJ5YXBH?= =?utf-8?B?YTBPalpYMzR5WnZFZzVBQ05BbGRxNFNDaUh4RWJMZmVsZXRHb2xzUHEzNjZU?= =?utf-8?B?UDJ5TkQ4cXFuNHBpQ2RsQU9HZlVnM3dQbG5PdFNaVEhqTXFoR0RFak1nYkMz?= =?utf-8?B?Z09wVWtJNERCZ3FMb1Rpd2RiREJmcEVNUGN6S2VTc05KcmhVdTNUeDhhRTQ0?= =?utf-8?B?U2NacjBTQWtRZXljZHpIbjBXcHhCV2xzV0RLWS9XZGllbGxNWW53a1lkc3Rn?= =?utf-8?B?eVlhVlZLdUIzRlk4UHJFOERkQWtkY29pVHNwbDlzc01vWEN6d2I1WVhnVzMr?= =?utf-8?B?c2U2SVFnL2lTdjhMMCt2KzMzUW1KbWRaM2d0akhLakVrM3F1MzVjMjk0bTdz?= =?utf-8?B?ZHVwSFNBM3RDVTVjOGlFL3ZCVjBvNDZzUW1aMnVzY1dpY21KOFI3elVteUtI?= =?utf-8?B?S3g5OStNSThzTllpZFphUysyUkJHOEs4dVhGTHViZFI5WlgyWG9ORzRvdExU?= =?utf-8?B?ZzNKb1NaT3YreEczc1BnbUVXTlM5cmVjcTZ3a0V3ZTRnenhHdjltWjh2amh1?= =?utf-8?B?ZmhLTUhVUlFpZDZyZkdIM1lzMXM3WjgzbVRYUTZvZnlQQnhiaU8vYm1xbzY0?= =?utf-8?B?ZzFtOEplSThoVmpSeTFJV2xlT1RBZnVIeGVJQkpMTXA0YW5GNFRsbDdLb1dI?= =?utf-8?B?KzRpaUJVTC8ydU1hUms2bzRrTUZYa3lHL1dvQVBSSFJ6c0o2MW5uUDNtR0pR?= =?utf-8?B?blVVbzZTRGI2cTVnWlR1aFNCdmNPM0ErOGg3M0hYd3pqZ0xWOU84MFAwYU5I?= =?utf-8?B?aEhPNm9rRlFmaGhROE1uQVFLeDJPdHBCRi9iL2JJOHBvTS9uaUhqWG5ORHRr?= =?utf-8?B?d3lpMWtFY0J4c3E2UExZR2hkT09CWUNpMXhpSUpEMFpPMjgwRERTMDB2endn?= =?utf-8?B?Z1ZjR1kwVTU4K2V6VUw3MjB6YkxZV3lpRHhmMmRlRUlXOFk4dE05a3QvOEtu?= =?utf-8?B?VEU4WVZ3R0dmd24zRFBvZ3NwSyt3YTdlbFRkNGdsUERHWG81RXpKeDh1WUpm?= =?utf-8?B?YTVMckF2MWtqcDhrY0dBN1FSM01yNzRFSFVoZWZUdFQzek1OakltR3FVRE9T?= =?utf-8?B?ZFlER0ZHMXIrNjU4TjVKcDBmTkVacS9HRi9KdFdXTFpGOERQcUpNZHNpUjBD?= =?utf-8?B?WDB3bWlSWXJWc09iVERsVW96Z1NIVHdkYmZTVXB5WXNDUjA4bkpaQTBuZUhH?= =?utf-8?B?UUxZTHhUdy9tRXJyVzVTU0oxcGJJcUlzbEUzSUJERHVFcDlVWElxWFhNOVpG?= =?utf-8?B?d2s2a3NNTzZwb0JsTFNTV1BDUk5qZUI5bXdwaGN6dCszVWczSVZ4d1ZGRlNC?= =?utf-8?B?S0MrUmtVR2Q4WEI0NWVCMzJEcHlvN1YrZTgzS0xkTzJOZUE4Y0x5NGF1bFNY?= =?utf-8?B?bTU5djR5azBPRGk1enlJdHJnZlJuelo1QVE0YVVFZWtyK09TMW4wNmxGM3pr?= =?utf-8?B?QVhjZm9FS093cnQ0c0l1SWZ5WHdpbmZFWm13bjdDT3VQOE1YVEExNHdxVHRR?= =?utf-8?B?TC9mWUd5b0hNWmo5K3ZHd09vaExsUG9QbC9jTFh5cXZaNW00aXBlOUZqMFlH?= =?utf-8?B?SnBIbTNmTndqdDJ0VkZQTy90Zkk0cG5qcS8zMW1xbTB5RkNWbG9hd0VqdEx1?= =?utf-8?B?OGh4SzNHTGNjZ0ZQWVJMVzhweXhVTzkxMmxOR1ZHbW9Bbmk0bTlsSjcrU3My?= =?utf-8?B?QTVGTlU5SGFmSXNGNi96bFJYY240SURwZUZkRmFpZkpDR0hKenRYdWNBT0RX?= =?utf-8?B?YzYyMWtMNUtNYm1RNW8ySWpqekp6K0RwaWhYdU9LSkdSelBTUmhIaElhcWVS?= =?utf-8?B?NXRKaXhBVjZaK2hnalNHeDk1YWRaWmdjUmZxMnJub3VRTlE5UW9WQ2FLNERm?= =?utf-8?B?eUNVL2YrbDdrVk5CR2syY1dQcEd3dDNTTTR1aWVOSDRPclR3Z1ZySklGVE1r?= =?utf-8?Q?jCDo=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(1800799024)(82310400026)(36860700013);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 3Qt5onLvYWTk9GslIYhaKfoVQSlj1EaaWrywg+wSWxPpguShY3pLjR/5uD6xAzRan5V1FzhZtJS67JUaKdpmiPVZEzZWXnz3cEMrc8493/RzTMmpEiXYHjmBW9GX9pDS/Jzfgne+W2uBl+MD1PxVyf/UBC45F7dXDmlXeq6MWdw3m1ozUfuW5JcnOLvmf8XvrEAvt6UVNU1Nw6CUdROOHwNcvl0Yt/K5cub/luaFbqVrLuM4512gz6HTRe/h+CDxR6zpbCi02ngZfioPScn/rztql6Lean7tcl/4y2R0NRNs17MvwV4VP9/6hw5H966FY+eKSdYWi0IX3dn/Ny/fVZihSZiydrUAlRjzP5IxYF/djKBMc8/SAqKeMYy8EwGdY9OpOp+bie5hern6Q8Hy9QEC2sllEcKFHZkVtcGaD3HOsGx1wo1n9IMQPfU+8Zrf01tdkYYv60jNx+YaXE2UK6L5/NfdyCCUO1WkApHud1DHFUkBViQ4KQaepuz26SN6NtzkO+AN9VaiePhnc4862P7+7Gpb4k4ETUJXUFF5PB0yUzwo+1mMAzch97uPCRe1P+YpMxBTqYQRDIX6RY6fYY7cLqBIL+2qgGINR5HA13BALwwOqF+mmK1YDdW61bYWS/8DUuoRZvyaoZz+0CnIQ+Yd3Mt9HF5nxVE6tUiN++cAo18ydfJghZO2F/ntcQQ7 X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jan 2026 17:16:06.0336 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 49dc38d8-9010-4f9a-869b-08de4ed99bc1 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000049.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR10MB7456 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32mp131.dtsi | 21 +++++++++++++++++++++ arch/arm/boot/dts/st/stm32mp135f-dk.dts | 11 +++++++++++ 2 files changed, 32 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32mp131.dtsi b/arch/arm/boot/dts/st/st= m32mp131.dtsi index fd730aa37c22..26c3b5529582 100644 --- a/arch/arm/boot/dts/st/stm32mp131.dtsi +++ b/arch/arm/boot/dts/st/stm32mp131.dtsi @@ -35,6 +35,7 @@ optee { compatible =3D "linaro,optee-tz"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi: scmi { @@ -42,15 +43,18 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -88,6 +92,7 @@ intc: interrupt-controller@a0021000 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-some-ram; }; =20 timer { @@ -131,6 +136,7 @@ soc { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges; + bootph-all; =20 timers2: timer@40000000 { #address-cells =3D <1>; @@ -791,6 +797,7 @@ rcc: rcc@50000000 { <&scmi_clk CK_SCMI_CSI>, <&scmi_clk CK_SCMI_LSE>, <&scmi_clk CK_SCMI_LSI>; + bootph-all; }; =20 pwr_regulators: pwr@50001000 { @@ -900,6 +907,7 @@ syscfg: syscon@50020000 { compatible =3D "st,stm32mp157-syscfg", "syscon"; reg =3D <0x50020000 0x400>; clocks =3D <&rcc SYSCFG>; + bootph-all; }; =20 lptimer4: timer@50023000 { @@ -1003,6 +1011,7 @@ iwdg2: watchdog@5a002000 { clocks =3D <&rcc IWDG2>, <&scmi_clk CK_SCMI_LSI>; clock-names =3D "pclk", "lsi"; status =3D "disabled"; + bootph-all; }; =20 rtc: rtc@5c004000 { @@ -1020,6 +1029,7 @@ bsec: efuse@5c005000 { reg =3D <0x5c005000 0x400>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp: part_number_otp@4 { reg =3D <0x4 0x2>; @@ -1646,6 +1656,7 @@ usbphyc: usbphyc@5a006000 { vdda1v8-supply =3D <&scmi_reg18>; access-controllers =3D <&etzpc 5>; status =3D "disabled"; + bootph-all; =20 usbphyc_port0: usb-phy@0 { #phy-cells =3D <0>; @@ -1670,6 +1681,7 @@ pinctrl: pinctrl@50002000 { ranges =3D <0 0x50002000 0x8400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioa: gpio@50002000 { gpio-controller; @@ -1681,6 +1693,7 @@ gpioa: gpio@50002000 { st,bank-name =3D "GPIOA"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 0 16>; + bootph-all; }; =20 gpiob: gpio@50003000 { @@ -1693,6 +1706,7 @@ gpiob: gpio@50003000 { st,bank-name =3D "GPIOB"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 16 16>; + bootph-all; }; =20 gpioc: gpio@50004000 { @@ -1705,6 +1719,7 @@ gpioc: gpio@50004000 { st,bank-name =3D "GPIOC"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 32 16>; + bootph-all; }; =20 gpiod: gpio@50005000 { @@ -1717,6 +1732,7 @@ gpiod: gpio@50005000 { st,bank-name =3D "GPIOD"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 48 16>; + bootph-all; }; =20 gpioe: gpio@50006000 { @@ -1729,6 +1745,7 @@ gpioe: gpio@50006000 { st,bank-name =3D "GPIOE"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 64 16>; + bootph-all; }; =20 gpiof: gpio@50007000 { @@ -1741,6 +1758,7 @@ gpiof: gpio@50007000 { st,bank-name =3D "GPIOF"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 80 16>; + bootph-all; }; =20 gpiog: gpio@50008000 { @@ -1753,6 +1771,7 @@ gpiog: gpio@50008000 { st,bank-name =3D "GPIOG"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 96 16>; + bootph-all; }; =20 gpioh: gpio@50009000 { @@ -1765,6 +1784,7 @@ gpioh: gpio@50009000 { st,bank-name =3D "GPIOH"; ngpios =3D <15>; gpio-ranges =3D <&pinctrl 0 112 15>; + bootph-all; }; =20 gpioi: gpio@5000a000 { @@ -1777,6 +1797,7 @@ gpioi: gpio@5000a000 { st,bank-name =3D "GPIOI"; ngpios =3D <8>; gpio-ranges =3D <&pinctrl 0 128 8>; + bootph-all; }; }; }; diff --git a/arch/arm/boot/dts/st/stm32mp135f-dk.dts b/arch/arm/boot/dts/st= /stm32mp135f-dk.dts index 9764a6bfa5b4..a05d458c9b37 100644 --- a/arch/arm/boot/dts/st/stm32mp135f-dk.dts +++ b/arch/arm/boot/dts/st/stm32mp135f-dk.dts @@ -517,9 +517,20 @@ &uart4 { pinctrl-2 =3D <&uart4_idle_pins_a>; /delete-property/dmas; /delete-property/dma-names; + bootph-all; status =3D "okay"; }; =20 +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &uart8 { pinctrl-names =3D "default", "sleep", "idle"; pinctrl-0 =3D <&uart8_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 01:49:13 2026 Received: from AM0PR02CU008.outbound.protection.outlook.com (mail-westeuropeazon11013044.outbound.protection.outlook.com [52.101.72.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA6B4347FE2; Thu, 8 Jan 2026 17:16:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.72.44 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892577; cv=fail; b=qW7AQT5cOwVHXwBEd9tO3Zox+pepnw07eZzen+NlD50AFFNPh/ZejCYZ4qdakGW+AMJ7RtrmhqwxQ7dKfnI7KygjO2397cV6bveYWEngJhv3UfUMiz+gU7VG7kYyyMozNqBTcBoCxJqNh8IUDRPSpGt5xOX3le5q9+nmR+LNHY4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892577; c=relaxed/simple; bh=6/OdRH6MM5htOu3BCMrNWIw4op00z/Grz47NUrcPU7I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=IUK5lCHGngu2xoTs39GXCBofBReJv1s0pI2x8CxUYh09OVhBcfLCr89EACZc3zuxRuWIVW2ArFbW2ofmMMfVE/XGwuuErA4cQ0tPTmc2dqfM1Vkj4q8ss/ozzflk7BUO8qPU/PbqZ8q90ufxROf78+0dBgslD+KIoBDgANxsIRs= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=IwAyr2QE; arc=fail smtp.client-ip=52.101.72.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="IwAyr2QE" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=dMmgQZCnazriLq2G2poTlQhjnrmhJl+7JDUOg1/SHiNwkcsFnK6e5ieDwBkY1EK2pIo7+aDwkk2kN7aPsIEsXJE/2Cupr2zjM2YEsEOLZGiRg9idtB5viU3VIyIY/9Q0Vt8QrX0IPU8NNEmurvrpcjHISzOyZMt1c6mmIMVmOwhyPQLOHHtd4W1LDuAbzuMB5YKoCaBMlSRg3x52zmKQ5ue8kRiIbVWxsSKrtGBehbxDZhEg0hwa8OtZAA8+gqMI5KFHPR3zvnl7cQJFcfd8pC3gPLRqpLhxx4N9rGctKb42rEJ3atqqUvyw4QxEq2WSemVkHdliEHya2ZpeFaAS4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=uiuyxLeQgyxw7XgC4GwO3U+M9n2koPdGeNQJdrIezF4=; b=jCmlcEixicaIInf0iSdVFxyJRsSfjnh5195s275NpnobypKTxXVw+rgjz7cCBICJQ/XsNjnWbMujr6MKVxnJdYslpUsHVKGmtlyOA07/ucuPTK2PEMesaEmuZaG9SQNtO0t2KfH91AIqE3oMVviQwjbg02aCgZBPJyrFzsx/KnUmjV2kMLOG1ZDtjiWmU+4LeaEPHlu2IobDuCNpmIKa4V43HRle+RegzrvtKeRSsujL4PK2gXyfpLtb1xDOERg3w/pnjgrpTLdKHWXpEtKBuOm9kMmneIUQ8xmvrevR4fqMC/DX7nuu1eoNzhxtIwoAVQ3I3qQbE+4P27kogKv6TQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uiuyxLeQgyxw7XgC4GwO3U+M9n2koPdGeNQJdrIezF4=; b=IwAyr2QEP/ato6F7VLabiM7q1yojKj/r/iPzmJXk2wCzIgUXNW5JNzj/EP3KSAvJET3F5zoYpphTktjBhosOZWi8CEdCPlMbmns9uxXBUzq9477somQB5XDasfk/h/QKK4zMo8ZplLz1b9NL9vclcX1P6NbIfbi+X1FvMDoeLQzs+AeBfH6VaNR5PWU/IlRShy+nj2BhYKYpzcVG1g+x65ahNuJ5PPdmFOqYbYiiQSv11ySYIRHao9Dg3YKjBPGGyDblMYURJNayC15s+tlirvBPI6RPWJA4nppRRX5KZOSFYkjQWKQQWXWxTkhMnzzqtxYHyqLOcvrKvS2eQqDFMQ== Received: from AM0P190CA0006.EURP190.PROD.OUTLOOK.COM (2603:10a6:208:190::16) by GV2PR10MB9676.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:150:359::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.3; Thu, 8 Jan 2026 17:16:07 +0000 Received: from AMS0EPF0000019B.eurprd05.prod.outlook.com (2603:10a6:208:190:cafe::e3) by AM0P190CA0006.outlook.office365.com (2603:10a6:208:190::16) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9499.3 via Frontend Transport; Thu, 8 Jan 2026 17:16:07 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS0EPF0000019B.mail.protection.outlook.com (10.167.16.247) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Thu, 8 Jan 2026 17:16:06 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Thu, 8 Jan 2026 18:17:20 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:16:06 +0100 From: Patrice Chotard Date: Thu, 8 Jan 2026 18:16:04 +0100 Subject: [PATCH v3 5/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics mp15 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260108-upstream_uboot_properties-v3-5-c1b9d4f2ce8d@foss.st.com> References: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> In-Reply-To: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF0000019B:EE_|GV2PR10MB9676:EE_ X-MS-Office365-Filtering-Correlation-Id: 6feaeefe-6a7b-46cc-2dc4-08de4ed99c35 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|36860700013|1800799024|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?B?aUhlMVYxdjNKSXpxT2VPR2NCNHlFVFUyWTJSSDB2d1Y5WTlXcTdIQ0txYUFl?= =?utf-8?B?c2tQNUY3MDFKak5lTnJWQUhvOVFQUmtNSnBqT0VnT3VXMCtscmVRUTAxS1dw?= =?utf-8?B?eTV1Q3ZlakkyMGZva1V0N0pBb1NSck9Ndzl5TTRidDladC9qR2laR0lUTys1?= =?utf-8?B?M1JOVExhRDJucVI0dHNVZjY0d0MrMDVTQlZHeTRRZkRKSDRpdTRud0JvMVJM?= =?utf-8?B?S2dQR0VSLzh6Q0EwV2d5bGhidERsSUdVNnpBVWZFbW8yK0hmdXBYaGQxNjZp?= =?utf-8?B?RUlvTC9Ib1IvV3p3Zk11ZURLTWgxTXZBSjdjL3JJY0tBNDBrTDFFbUIzb1M2?= =?utf-8?B?WTlQaTFXcVhTQUlzVmpVeHE5clFaZ3BGbS95SjhCMCtpVUhYcVpoZjAvV3g5?= =?utf-8?B?My80RzRGdkF5VkRZeXc1MzFqcjhXZzhHdWZwMkFVb2dkK0hnVnArbnZBd1RT?= =?utf-8?B?dThMMTRSdnpVY0MwNTZlUDZWUG5CcllQeW10SEVSVWxreEZuRHpMeW51dkh0?= =?utf-8?B?TVhvT2RENjBpOUFVQUt1WlgxUjRDeXFCQzRKUGJhOEprUUJNT1Y2Ym03aDlv?= =?utf-8?B?UFFpYUlZTCt2Qk1XdzdvQXZ6Qi90WEZFTXpYOGIvWFgxV3NyczducUh2MU9z?= =?utf-8?B?UUhxZWV2WS8rZVA2S2hpc1RNVDhOb1gwMGk5WGQrNzVEcnVwaVJ5SGhwRVIz?= =?utf-8?B?MmwxMWRsZ1hkNnhkVW0vQlF3QWplSWxwYWF5eER1RjRxTlZYNkF6NkJyT1FV?= =?utf-8?B?U1pCRVFrTys5ZUF4WU5ham40Z2luYkU0K3VIZHIyQm9YMnIyYTZCM0pCb1Bp?= =?utf-8?B?aXQzOWZjWlU4RHZodlBDU2hyN3M0TEFvY3VmdEVwY0MvSHd3QmZJSUF1ejdj?= =?utf-8?B?dlhsbWIzSFF3TEZaa3Y0NCtwSUdMaTloc253WFZRby9UbG5JMENiR2ZCUjZN?= =?utf-8?B?d2gzbElubjdRc0ZwL2RjQ1RrMDhOYTdKOUlCRFFmSm5OZHI4Y1VNb2hldFVS?= =?utf-8?B?TS9LMXlzVFNsZ1lPUUtFajlESjBiSmJpR2FrTnVreG5JOGtFbFVWcjhBVjdT?= =?utf-8?B?cFErRm5qZjRadGhMNGp1QXJKUkJNZVY3cGJocU8zQStNMXdHcXZZb0FJbFdh?= =?utf-8?B?eVloTVJIUDRyL3FlWHdPSUpTTDJXQVBkR2tkUFZmRkFuSTNoQm0va0lxK2Mx?= =?utf-8?B?b1lyTWVoS3FtemQ3TVQ1dDB0VUpHdTJzeGhnbVY4SEZRZ0d2OWJTOXhGbnhB?= =?utf-8?B?S2hBTDE3ZWxoQWZQZzVaZTArNkhpZzdHYnJjR1gzMHVobUk2bVp0NzB4Qjlp?= =?utf-8?B?WXFOdENCRVpDbGxQL2R1WDBJUXc2dEl5L0dzWEpmTEFqTkdFdFo4QVprUDM3?= =?utf-8?B?R1VVQlBEdnRGbExkTXRHWDM4VmtWbUVLbXhKM2dyamllVlVLaG00ZVgyUUd1?= =?utf-8?B?K2lCUTJCdmkwS2hlSjZGVEZJQTcrVDVCd1hSelgvV1NSWEllSy9yclJ5QTdk?= =?utf-8?B?UlJ4c1M2NkcyMkFMZW9QRTVKK01OanhIT2xRbVl3V1lwbWNDa0ZYLy9MWTB6?= =?utf-8?B?ZzNYaGJEamwva0QvYmI3RWlMd2JENEhNekluL3pHRGgvTExkTStXTytqZjBv?= =?utf-8?B?S2FhK21nZ0d6Y3V1NS8ybGRSR3FqVFh3eThVVUVSSVhlQVBZbTNqSUoyRmtC?= =?utf-8?B?eTdraE4rOTJNcThjUVN4UmxkTUIvd1lLWmEvdjJQSEJFUVdZNkVIeXFoVHBF?= =?utf-8?B?VVg4OVZHZUp1Z1crSEk3Y2VKRnNkMldJMUFsMjFPUjZqMVhUcWp3a00xMzBw?= =?utf-8?B?SkRQWkxMbGFySitCM0huL1BQdzBnMks4RXVKVlJJZ282WGIzMDVZUzVXUDkz?= =?utf-8?B?cGJxQjNtcHNEdXdHZk5hTFlKbmh0a2lVcDN0R1B3VnVhNUxYMlZMTnNQdDN5?= =?utf-8?B?bmNHd1JoUjBJUkVWUCtLakROT3JyT3A0Z1NndTd3ZDVQZ051N1pwQjVWbDZs?= =?utf-8?B?cEo3SkFUK0djU2Z3L1VBam9MNE16YlRWOHVwYjZVSHZPOEtqRklWdS9NNjNp?= =?utf-8?B?VDdiL3NLY3JGZEhwTkRZTlpsbEViN2Y1WkJwVUNMYUVkY1dqY2Rzd0g0TkhR?= =?utf-8?Q?lILY=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(36860700013)(1800799024)(82310400026);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: SIAFVSahnAlIDNeDYh3CopRqOAY7MbeqAH/0En827Iz42jbo2EjBWUMw11OPaWQnWwFnv7NHX1WW7ul42F+tGigdazddZnwtWlu/Mn4GlTNyBe8HJ5AHvjO8yaYTS63mXF9Y0H/MhoUZBkqWpYrl5MNL2x3uq9y1F3H6pmVLgfI4UyPqtmESHr16M77xkdCn5apuhIDdVx8yQvvRQrHsa18C1U4FaLwADaJXvScmj6SDWrEVK0WOzwZzuDVhJViNajTsDmkyZqVdOArQmB0bl10kY7Bdr3vStlVIESACD892jOh15qiEE7R12Ht4Qgk9MmnAZPiru5XKZKCf+Wr57PrUysnDl0tnk/O0+kA3HzkhCwtRytEVP/oBBTumda3OtxSkruzGbrdAnY0DlFRFnt+uXqkLuNkInn0VIYtf2ELnychg/Yw3nWI4FKLGNoBmP9BPPJ6uf1xCwg9qP/3OYZ5K5zyyJn3wf/sH+WM2BaoJfV+cIuOtHhnmYrs2glxPaquvfv5i6E7NXm6xXX70GeD4rZwNFeoYLy+ag/eZveWrowY5+7fMK4KsmGYimb6SowgJqT+/IrCPj/xumgs3zbKZtgmCovukNu294KxvMwwDMALMjWqAYoA2Bt270vPtFRbVdVVp9KybOZOkcahBE/dpIi2GtR9W8aMFf0OJPl8Hq8pu2u+RyCXpc3e57xSM X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jan 2026 17:16:06.7909 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 6feaeefe-6a7b-46cc-2dc4-08de4ed99c35 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF0000019B.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR10MB9676 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32mp15-scmi.dtsi | 26 ++++++++++++ arch/arm/boot/dts/st/stm32mp151.dtsi | 29 +++++++++++++ arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts | 14 +++++++ arch/arm/boot/dts/st/stm32mp157a-dk1.dts | 43 +++++++++++++++++++ arch/arm/boot/dts/st/stm32mp157c-dk2.dts | 43 +++++++++++++++++++ arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts | 14 +++++++ arch/arm/boot/dts/st/stm32mp157c-ed1.dts | 60 +++++++++++++++++++++++= ++++ arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts | 25 +++++++++++ arch/arm/boot/dts/st/stm32mp157c-ev1.dts | 36 ++++++++++++++++ 9 files changed, 290 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi b/arch/arm/boot/dts/s= t/stm32mp15-scmi.dtsi index 98552fe45d4e..c58d81f505be 100644 --- a/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi @@ -13,6 +13,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-some-ram; }; =20 scmi: scmi { @@ -20,6 +21,7 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-some-ram; =20 scmi_clk: protocol@14 { reg =3D <0x14>; @@ -64,6 +66,26 @@ scmi_usb33: regulator@2 { }; }; =20 +&iwdg2 { + bootph-all; +}; + +<dc { + bootph-some-ram; +}; + +&pinctrl { + bootph-all; +}; + +&pinctrl_z { + bootph-all; +}; + +&rcc { + bootph-all; +}; + ®11 { status =3D "disabled"; }; @@ -72,6 +94,10 @@ ®18 { status =3D "disabled"; }; =20 +&scmi { + bootph-some-ram; +}; + &usb33 { status =3D "disabled"; }; diff --git a/arch/arm/boot/dts/st/stm32mp151.dtsi b/arch/arm/boot/dts/st/st= m32mp151.dtsi index b1b568dfd126..7abee7ce0580 100644 --- a/arch/arm/boot/dts/st/stm32mp151.dtsi +++ b/arch/arm/boot/dts/st/stm32mp151.dtsi @@ -33,6 +33,7 @@ arm-pmu { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-some-ram; }; =20 intc: interrupt-controller@a0021000 { @@ -54,34 +55,41 @@ timer { }; =20 clocks { + bootph-all; + clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <24000000>; + bootph-all; }; =20 clk_hsi: clk-hsi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <64000000>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_lsi: clk-lsi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32000>; + bootph-all; }; =20 clk_csi: clk-csi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <4000000>; + bootph-all; }; }; =20 @@ -122,6 +130,7 @@ soc { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges; + bootph-all; =20 ipcc: mailbox@4c001000 { compatible =3D "st,stm32mp1-ipcc"; @@ -142,11 +151,13 @@ rcc: rcc@50000000 { reg =3D <0x50000000 0x1000>; #clock-cells =3D <1>; #reset-cells =3D <1>; + bootph-all; }; =20 pwr_regulators: pwr@50001000 { compatible =3D "st,stm32mp1,pwr-reg"; reg =3D <0x50001000 0x10>; + bootph-all; =20 reg11: reg11 { regulator-name =3D "reg11"; @@ -354,6 +365,7 @@ ltdc: display-controller@5a001000 { clocks =3D <&rcc LTDC_PX>; clock-names =3D "lcd"; resets =3D <&rcc LTDC_R>; + bootph-some-ram; status =3D "disabled"; }; =20 @@ -364,6 +376,7 @@ iwdg2: watchdog@5a002000 { clock-names =3D "pclk", "lsi"; interrupts-extended =3D <&exti 46 IRQ_TYPE_LEVEL_HIGH>; wakeup-source; + bootph-all; status =3D "disabled"; }; =20 @@ -404,6 +417,8 @@ bsec: efuse@5c005000 { reg =3D <0x5c005000 0x400>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; + part_number_otp: part-number-otp@4 { reg =3D <0x4 0x1>; }; @@ -1876,6 +1891,7 @@ pinctrl: pinctrl@50002000 { ranges =3D <0 0x50002000 0xa400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioa: gpio@50002000 { gpio-controller; @@ -1885,6 +1901,7 @@ gpioa: gpio@50002000 { reg =3D <0x0 0x400>; clocks =3D <&rcc GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -1896,6 +1913,7 @@ gpiob: gpio@50003000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -1907,6 +1925,7 @@ gpioc: gpio@50004000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1918,6 +1937,7 @@ gpiod: gpio@50005000 { reg =3D <0x3000 0x400>; clocks =3D <&rcc GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -1929,6 +1949,7 @@ gpioe: gpio@50006000 { reg =3D <0x4000 0x400>; clocks =3D <&rcc GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -1940,6 +1961,7 @@ gpiof: gpio@50007000 { reg =3D <0x5000 0x400>; clocks =3D <&rcc GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -1951,6 +1973,7 @@ gpiog: gpio@50008000 { reg =3D <0x6000 0x400>; clocks =3D <&rcc GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -1962,6 +1985,7 @@ gpioh: gpio@50009000 { reg =3D <0x7000 0x400>; clocks =3D <&rcc GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -1973,6 +1997,7 @@ gpioi: gpio@5000a000 { reg =3D <0x8000 0x400>; clocks =3D <&rcc GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; =20 @@ -1984,6 +2009,7 @@ gpioj: gpio@5000b000 { reg =3D <0x9000 0x400>; clocks =3D <&rcc GPIOJ>; st,bank-name =3D "GPIOJ"; + bootph-all; status =3D "disabled"; }; =20 @@ -1995,6 +2021,7 @@ gpiok: gpio@5000c000 { reg =3D <0xa000 0x400>; clocks =3D <&rcc GPIOK>; st,bank-name =3D "GPIOK"; + bootph-all; status =3D "disabled"; }; }; @@ -2006,6 +2033,7 @@ pinctrl_z: pinctrl@54004000 { ranges =3D <0 0x54004000 0x400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioz: gpio@54004000 { gpio-controller; @@ -2016,6 +2044,7 @@ gpioz: gpio@54004000 { clocks =3D <&rcc GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; }; diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157a-dk1-scmi.dts index 847b360f02fc..f721c398e576 100644 --- a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts @@ -85,3 +85,17 @@ &rng1 { &rtc { clocks =3D <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>; }; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1.dts b/arch/arm/boot/dts/s= t/stm32mp157a-dk1.dts index 0da3667ab1e0..c4581e28504a 100644 --- a/arch/arm/boot/dts/st/stm32mp157a-dk1.dts +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1.dts @@ -23,3 +23,46 @@ chosen { stdout-path =3D "serial0:115200n8"; }; }; + +&i2c4 { + bootph-all; +}; + +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + +&pmic { + bootph-all; +}; + +&sdmmc1 { + bootph-pre-ram; +}; + +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts b/arch/arm/boot/dts/s= t/stm32mp157c-dk2.dts index 1ec3b8f2faa9..4fc670bb4cb0 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-dk2.dts @@ -79,6 +79,17 @@ touchscreen@38 { }; }; =20 +&i2c4 { + bootph-all; +}; + +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + <dc { status =3D "okay"; =20 @@ -93,6 +104,10 @@ ltdc_ep1_out: endpoint@1 { }; }; =20 +&pmic { + bootph-all; +}; + &rtc { pinctrl-names =3D "default"; pinctrl-0 =3D <&rtc_rsvd_pins_a>; @@ -103,6 +118,20 @@ rtc_lsco_pins_a: rtc-lsco-0 { }; }; =20 +&sdmmc1 { + bootph-pre-ram; +}; + +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + /* Wifi */ &sdmmc2 { pinctrl-names =3D "default", "opendrain", "sleep"; @@ -127,6 +156,20 @@ brcmf: wifi@1 { }; }; =20 +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + /* Bluetooth */ &usart2 { pinctrl-names =3D "default", "sleep", "idle"; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157c-ed1-scmi.dts index 6f27d794d270..00d4855f9a85 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts @@ -90,3 +90,17 @@ &rng1 { &rtc { clocks =3D <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>; }; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts b/arch/arm/boot/dts/s= t/stm32mp157c-ed1.dts index f6c478dbd041..f63a3d68d2b4 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1.dts @@ -168,7 +168,9 @@ &i2c4 { i2c-scl-rising-time-ns =3D <185>; i2c-scl-falling-time-ns =3D <20>; clock-frequency =3D <400000>; + bootph-all; status =3D "okay"; + /* spare dmas for other usage */ /delete-property/dmas; /delete-property/dma-names; @@ -179,6 +181,7 @@ pmic: stpmic@33 { interrupts-extended =3D <&gpioa 0 IRQ_TYPE_EDGE_FALLING>; interrupt-controller; #interrupt-cells =3D <2>; + bootph-all; status =3D "okay"; =20 regulators { @@ -314,6 +317,13 @@ watchdog { }; }; =20 +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + &ipcc { status =3D "okay"; }; @@ -365,9 +375,30 @@ &sdmmc1 { sd-uhs-sdr25; sd-uhs-sdr50; sd-uhs-ddr50; + bootph-pre-ram; status =3D "okay"; }; =20 +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&sdmmc1_dir_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + &sdmmc2 { pinctrl-names =3D "default", "opendrain", "sleep"; pinctrl-0 =3D <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; @@ -381,9 +412,27 @@ &sdmmc2 { vmmc-supply =3D <&v3v3>; vqmmc-supply =3D <&vdd>; mmc-ddr-3_3v; + bootph-pre-ram; status =3D "okay"; }; =20 +&sdmmc2_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&sdmmc2_d47_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &timers6 { status =3D "okay"; /* spare dmas for other usage */ @@ -399,11 +448,22 @@ &uart4 { pinctrl-0 =3D <&uart4_pins_a>; pinctrl-1 =3D <&uart4_sleep_pins_a>; pinctrl-2 =3D <&uart4_idle_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; =20 +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { vbus-supply =3D <&vbus_otg>; }; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157c-ev1-scmi.dts index 6ae391bffee5..bcf80f76d6bc 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts @@ -77,6 +77,31 @@ &optee { interrupts =3D ; }; =20 +&qspi { + bootph-pre-ram; +}; + +&qspi_clk_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &rcc { compatible =3D "st,stm32mp1-rcc-secure", "syscon"; clock-names =3D "hse", "hsi", "csi", "lse", "lsi"; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts b/arch/arm/boot/dts/s= t/stm32mp157c-ev1.dts index 8f99c30f1af1..879436cbb72d 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1.dts @@ -262,6 +262,7 @@ &qspi_bk2_sleep_pins_a reg =3D <0x58003000 0x1000>, <0x70000000 0x4000000>; #address-cells =3D <1>; #size-cells =3D <0>; + bootph-pre-ram; status =3D "okay"; =20 flash0: flash@0 { @@ -283,6 +284,41 @@ flash1: flash@1 { }; }; =20 +&qspi_clk_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_cs1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_cs2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &sdmmc3 { pinctrl-names =3D "default", "opendrain", "sleep"; pinctrl-0 =3D <&sdmmc3_b4_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 01:49:13 2026 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11010049.outbound.protection.outlook.com [52.101.84.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 579A6346FD0; Thu, 8 Jan 2026 17:16:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.84.49 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892575; cv=fail; b=u6LDkyFOe+HlxHWFl9+EaBgujkdeulaeAW6uCXWcip2v9xHU3eEIow3kycd8zKF6DlWZp+EHUPU2mpoauApUsngErLUfTYIiCp8PeYn16VYkX17cwg74SCoXTTFd1SAt8GGUw2h45SaKFWr3e4eRfYmmT2nY2ekwLIOjOqlHUNs= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767892575; c=relaxed/simple; bh=59QYkgeoeD+YGQqAXqJ7s4vzuBeXlULolxVWyBdrl8Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=faOn0g/fppimK6SKt+s/cFO7OCtSB/PYl/yBbcyFVejkvgC5QyCGjGXclD02C/+5qGr3lHpOYna+huI/0UFt09dDOtDRzXeLfgpK62yPxrcCWZwUEfbUctyMwFBwZoGgBAzJz81SH7j5cWqICy3ldS5EbGpd204smCCZZZcAyV4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=fRl+i3Ka; arc=fail smtp.client-ip=52.101.84.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="fRl+i3Ka" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=diZO9Gqq6ATKahQoo0jDQB8N7YDUVOlOebVuepWcZLGFxAQBubbFf+28Cvs3fTRdS7moz1JNZ/fHQEwYBpZyxO7qxXRr81QTUPeCxndY+lOJO1c7vjpHQdo5bZjwg/pDLS2wHFdjAN0eWIjL9Y6CsCobXWsWmzwzs71zudUhlJet/uQ0pn93pQFepQSB2QcJTK6QKinFY1Q6/VtB/LVIgHFhSDhD/ny6fd75teOFJ7CFe5pt5QO6yey7VlxQTwrUG0UF3WUt6oVLzHl14sdBq0uruPH9J7+z+Yl3Xd+ENankIX32yX+f2xXNWfy5mf9ABzLnIZu7UiULi7xWOxkVNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dZugsS+tHnNywp5S6uKc3HI/D/+udKkAhPp8i6ASyKU=; b=qpdeOQ7xgTBMpoYw6IJTsWYeNCc0RFYOGyVl9nwjYxGEOmAKsQV+cCSoEJpZo2RxCEHxPLO8HHKUbaXCUtdIaPVkaLDv67WT5lD9sUF92T+T660qpJfP9x5bzurzMU89TFy5l5fE8Xf7i2qzG7xyp10f7XaqA0CApw2R2qXDCv47E1pTAkGydWU6zuCEH6DIS1z2avEJ9d989GOTb18Uh3DRUVhFtLB6n0p7WIYxnwMfdf7PHq6cu/Qg6irzPe3OwJZHPCoYDjN8UMRBzzdBLRA4ZoQ6K8qQzbp9Z80ID4ok8I4p2AJeAMrZNz5s0Feli/Ifzh6cOHWzyPDqZyMTqQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dZugsS+tHnNywp5S6uKc3HI/D/+udKkAhPp8i6ASyKU=; b=fRl+i3Ka1hQY+zFyiGEPeAZH/pUjQYYJL/kbYsipEp0l1vWBXmYZTTzCPKPOooOa2D76Z6l4YvFiFuL5FYKUUyMHbjBO0YUn9cSQX5T4DgCmFvGvJ4ELzum2Dv7CckarTe9pJc8Y89bNIKMmvKCaZv/xuloBbr9UpmeITpxVzPMMfCLAID64ZkpwoprS6l5WPr3ALcMw9Drk67wi8RmxNl8MPlG4C8ERCKkc3lecSuGyYkd0599zhNN/5zv3NY9vQNvFRzvvtIeD1l0GvJFM04oL3Yjk+SjVHGSI2FoxnTInGZ47gWpKvADbCc4Q/gSaE3HA8IVthGr1Q2/T6NC6Yw== Received: from CWLP123CA0106.GBRP123.PROD.OUTLOOK.COM (2603:10a6:401:5f::22) by DB9PR10MB5977.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:39c::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9499.3; Thu, 8 Jan 2026 17:16:07 +0000 Received: from AMS1EPF0000004B.eurprd04.prod.outlook.com (2603:10a6:401:5f:cafe::7c) by CWLP123CA0106.outlook.office365.com (2603:10a6:401:5f::22) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9478.5 via Frontend Transport; Thu, 8 Jan 2026 17:16:10 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by AMS1EPF0000004B.mail.protection.outlook.com (10.167.16.136) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9520.1 via Frontend Transport; Thu, 8 Jan 2026 17:16:07 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:17:23 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Thu, 8 Jan 2026 18:16:06 +0100 From: Patrice Chotard Date: Thu, 8 Jan 2026 18:16:05 +0100 Subject: [PATCH v3 6/6] arm64: dts: st: Add boot phase tags for STMicroelectronics mp2 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260108-upstream_uboot_properties-v3-6-c1b9d4f2ce8d@foss.st.com> References: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> In-Reply-To: <20260108-upstream_uboot_properties-v3-0-c1b9d4f2ce8d@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF0000004B:EE_|DB9PR10MB5977:EE_ X-MS-Office365-Filtering-Correlation-Id: ce1018a2-db40-48c8-b47e-08de4ed99c99 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|1800799024|82310400026|36860700013; X-Microsoft-Antispam-Message-Info: =?utf-8?B?RDJsbDBPalY1TjhDRlZLN3ZhRm5vTTZvaHlyeWJzYjdBTzlkd1ZFaDl5R29h?= =?utf-8?B?U1pkVlE4dzQ1M2NHWTljak1GSlFOaXEwVjJKZzA0QlBLZjkrT1crdS9zTzhD?= =?utf-8?B?WWJCL2wzcFlFRFR3M1BxY3VDandCVUE0VTdwLzhPZkI2M3ZXZGN2OUNaeCtU?= =?utf-8?B?M3hKajR5bUZQZDdxZjBxSmpsMFhWM3kyM3p0MVNMa3RSR1ZaUkRuOE9oMlZZ?= =?utf-8?B?cElOb2FXWW9hQlNBeGVvL3pxNVZhUnRxODZOVTRHUXUxSjJqUWxOb2tsYjBp?= =?utf-8?B?b2xuQlRkaVJSZDBsOVcreHJXUXZ3MTVJbkM2VTdZWGt4UVBOZk0zZzRtRzhM?= =?utf-8?B?TmNwRG0yRUhIQndJTVVUTHlEblNibVdhQnBlY00zWkpQT0JMUDVEYTZENVNv?= =?utf-8?B?cEx6MnJNZDJlVlExaDZBWEo1YU5YZER2bm9aZE9ldzFaMTduYXdEd2RVRmtZ?= =?utf-8?B?bTJXYngxRUo4MERXR2haYjlUS3VuZnJYMFMxa1BuT0lRR2xxeWV1bExSZnBz?= =?utf-8?B?eVBMd2VOQ0Q5NWsxLzlYeEFWVjh2Ni9vRG5lc21qRzhsVUhQZHh2ME53dVlW?= =?utf-8?B?UW5kdFZ2UFFiZXE1Yk9SaEMrcG5zU3NsMlVVaUJkcE1CQlpIbHpqb2k3MEJo?= =?utf-8?B?eVR6amlFT2NnUWRtbm10M01qRFJ3QklQSCtaVnlMbDUzNmFFTGlFTjRFZmda?= =?utf-8?B?Um8vaUwxdXF1Q3FOVlB0aURCSWlFWmxKcUlGR3BCNWFGM2VCRkNlYUk4WlJp?= =?utf-8?B?VDNMTTJBRnM0RTFmanRkZU9zZGI1bXVVSnU3eGFONWkydHBhZjlLMU1NTWdU?= =?utf-8?B?K1NOY3VnSEpEY1ZJNXRJbktLbktCbjJtODFWbERXYVJtSnhrZ0h3U21UcFFm?= =?utf-8?B?SytzTTIvMDJXNUY2TUNqWXE2UURWb1FRMnJLK1Vpemw0Rm5iOW9HTTVWeFAw?= =?utf-8?B?NldnS1dXSEEyNEFxY0RQTnY4dDNzV0g1VHVwRy9uMnJOaE54Q255VE9xY252?= =?utf-8?B?ZkRHTzh6bnIzOXdCMzFmWU5rTW9pRkVpZUpxNkdxc3pLWWoxYVpWVENBNmFM?= =?utf-8?B?RkZPaWtKZVZNbmNlRVlvMUJDSnBiWGtrNUg0N1piWS81SFlCZXJsd1VEQlBN?= =?utf-8?B?TjRTdHJVR01yRFJXSEx0eGpOekpDcjlGUjlFdjYwVm5hc0tWRS9uS2lGWHly?= =?utf-8?B?UDFIVzN5TFVCNUJWL1pUSjZ5ZHg4TmdCL1htbjhLRi9hbkZxS3Z2SitDTWx2?= =?utf-8?B?cFVYUkhGV2IzQ3VrWG5wVTkrNmk2VWRYSEZWQzcwYzFickZEZ2tVTVZ4MVBJ?= =?utf-8?B?R3lpYThaeitodk1Hd3Y0djFUSFZqbFhZMGhDazRwODB1QytQTktmd0pNNVU5?= =?utf-8?B?YmxPTHdpYkJ2VXdzNkd0ZHptcHljSUIvVlk3bkpLWEFQT2M3Z2pJaElveklX?= =?utf-8?B?MVZjRFVuWWlPSHNGZDFTR01CaGpyYU5sZHVDR1AvWFMyM2xPVXAwdU5OMjNa?= =?utf-8?B?N2c4QXcwd0pWTTRzaWFibDJYMVplSUptaTY5QnVORERzdWViQkhLYUcwRkZa?= =?utf-8?B?bk5Md3hodnczSWg4d2VaeHZEdEhya0NmM0VCd0tvb1kyNTFncTNkWHcxN1pw?= =?utf-8?B?L0JrS3NpQWZiUlhYMnVSMUQvUXgzT1FNQSt3TXd1dmc1cVo1Q29JM3FMY0Y0?= =?utf-8?B?b2VuMU5VdHVMd2F0SnpWSHNYNU1nVkJPd2h3bWR2R2ViTXFSM3hiaW5WSDJZ?= =?utf-8?B?UndWSis2ZjVqa1kwNWhxQzlib1BCZWkyU1ZzYldDU2dZM1AzV2FKR3BzbmJG?= =?utf-8?B?SHZ2OWsra1FFS2N0VW5rVGM2dm9DTlc4OE9OM3FFZlUzdUlqa1JKMER6UXU3?= =?utf-8?B?MHY5TGh0VkI2alZNZ2I3RUcxam9QemFra3BFeHAxT3B1Tk5GY3BOSHg0Mjlr?= =?utf-8?B?YmxKMWlzbzBZOGFiZWkxWjlWTHZWdlE3aDRqVXNsRWx1UEgrZjBZb1FVTit0?= =?utf-8?B?ZmVNa1JFQkQ1RmxzNnJCRE16emltSFB5TlRyYzhZWS9kcU1wMklpNjV6TERt?= =?utf-8?B?eFVJdEE0dEozZmNRYjZMSnFUYmtRa2YwbWFCd2V6YVkxNlIwekNhODNxVHBT?= =?utf-8?Q?fh2A=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(1800799024)(82310400026)(36860700013);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: I5Z+m6WIfMAT1mU71EuXcl3suTrNWSwfYFMCHq1YiN8HCS8gIhVowZn+j7MOWHH222CUg5nTbI5E28O9V8YoYTmnWppWXcYZcfSVwVdylEoDIF0cgWdfSrJZcPXASmWD3AoVeqdUvJJMSKrcopC7JCfWdhEc9oxY/ZUIpQUdbMfeSaZ92qs69m58ucazNeDNwF3Qyxl1pVyXQxh5AxBGBCaE5/rnqHQ+ZrFKJFkcu14gL0XME8Ly2ZFCeAaU/JvgOjQ65y0VgyacYc4JKGqmoJQbIuQ3Iox184ouSonLlykheaQNYOBDVekFKww1NmFh+b3zmBEIyWFCBgXuEvurU42+UzJ3JUh36eDgfcFzUCREWSLKacc2UIJZl41fx5xhsySlc3fyMPWFX/0Oy7X/5skY66W1JDc6/NsO/LQuk23MdVXSTrf1xDSPrM5LyNYCA8quGqfATJbRMiapfGJM6GcXr7qDwvUvrV/FW9pL5gj7qEhmPGgES9skpWJUdv+U4SNlwz+f6vxtUZ9Si7nfq0TVbDQ2QXfggDVk3tV5bxOzcBOchlX9VdNN7WQlz8EpWkX4OHzeHzd88n9jitvXBkc2brK9UDdOt69pSzeJ4DGOY7AFoJsoEmkI/UtpTMngOVdpXhcbrHgibCOZmJCviRvkuDfq6MZLI8hApH6LzQ581/E98f6H3DCAPQoCjnCg X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jan 2026 17:16:07.4464 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ce1018a2-db40-48c8-b47e-08de4ed99c99 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF0000004B.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR10MB5977 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm64/boot/dts/st/stm32mp211.dtsi | 7 +++++++ arch/arm64/boot/dts/st/stm32mp215f-dk.dts | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 22 ++++++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp235f-dk.dts | 11 +++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 25 +++++++++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp255.dtsi | 3 ++- arch/arm64/boot/dts/st/stm32mp257f-dk.dts | 11 +++++++++++ arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 11 +++++++++++ 8 files changed, 90 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/st/stm32mp211.dtsi b/arch/arm64/boot/dts/s= t/stm32mp211.dtsi index bf888d60cd4f..81b6a71fc032 100644 --- a/arch/arm64/boot/dts/st/stm32mp211.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi @@ -50,6 +50,7 @@ firmware { optee { compatible =3D "linaro,optee-tz"; method =3D "smc"; + bootph-all; }; =20 scmi: scmi { @@ -57,15 +58,18 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; }; }; @@ -73,6 +77,7 @@ scmi_reset: protocol@16 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; }; =20 timer { @@ -92,6 +97,7 @@ soc@0 { interrupt-parent =3D <&intc>; #address-cells =3D <1>; #size-cells =3D <2>; + bootph-all; =20 rifsc: bus@42080000 { compatible =3D "simple-bus"; @@ -100,6 +106,7 @@ rifsc: bus@42080000 { dma-ranges; #address-cells =3D <1>; #size-cells =3D <2>; + bootph-all; =20 usart2: serial@400e0000 { compatible =3D "st,stm32h7-uart"; diff --git a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp215f-dk.dts index 7bdaeaa5ab0f..bc366639744a 100644 --- a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp215f-dk.dts @@ -45,5 +45,6 @@ &arm_wdt { }; =20 &usart2 { + bootph-all; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/st/stm32mp231.dtsi b/arch/arm64/boot/dts/s= t/stm32mp231.dtsi index 88e214d395ab..075b4419d3ae 100644 --- a/arch/arm64/boot/dts/st/stm32mp231.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp231.dtsi @@ -57,6 +57,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi { @@ -64,15 +65,18 @@ scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -114,6 +118,7 @@ scmi_vdda18adc: regulator@7 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; =20 cpu0_pd: power-domain-cpu0 { #power-domain-cells =3D <0>; @@ -146,6 +151,7 @@ soc@0 { interrupt-parent =3D <&intc>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 hpdma: dma-controller@40400000 { compatible =3D "st,stm32mp25-dma3"; @@ -223,6 +229,7 @@ rifsc: bus@42080000 { #address-cells =3D <1>; #size-cells =3D <1>; #access-controller-cells =3D <1>; + bootph-all; =20 i2s2: audio-controller@400b0000 { compatible =3D "st,stm32mp25-i2s"; @@ -760,6 +767,7 @@ bsec: efuse@44000000 { reg =3D <0x44000000 0x1000>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp@24 { reg =3D <0x24 0x4>; @@ -857,6 +865,7 @@ rcc: clock-controller@44200000 { <&scmi_clk CK_SCMI_PLL3>, <&clk_dsi_txbyte>; access-controllers =3D <&rifsc 156>; + bootph-all; }; =20 exti1: interrupt-controller@44220000 { @@ -955,6 +964,7 @@ exti1: interrupt-controller@44220000 { syscfg: syscon@44230000 { compatible =3D "st,stm32mp23-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; + bootph-all; }; =20 pinctrl: pinctrl@44240000 { @@ -965,6 +975,7 @@ pinctrl: pinctrl@44240000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioa: gpio@44240000 { reg =3D <0x0 0x400>; @@ -974,6 +985,7 @@ gpioa: gpio@44240000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -985,6 +997,7 @@ gpiob: gpio@44250000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -996,6 +1009,7 @@ gpioc: gpio@44260000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1007,6 +1021,7 @@ gpiod: gpio@44270000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -1018,6 +1033,7 @@ gpioe: gpio@44280000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -1029,6 +1045,7 @@ gpiof: gpio@44290000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -1040,6 +1057,7 @@ gpiog: gpio@442a0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -1051,6 +1069,7 @@ gpioh: gpio@442b0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -1062,6 +1081,7 @@ gpioi: gpio@442c0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; }; @@ -1084,6 +1104,7 @@ pinctrl_z: pinctrl@46200000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioz: gpio@46200000 { reg =3D <0 0x400>; @@ -1094,6 +1115,7 @@ gpioz: gpio@46200000 { clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/st/stm32mp235f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp235f-dk.dts index c3e688068223..391494eda5e6 100644 --- a/arch/arm64/boot/dts/st/stm32mp235f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp235f-dk.dts @@ -130,7 +130,18 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index a8e6e0f77b83..0cc3ac8bb584 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -66,6 +66,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi { @@ -73,15 +74,18 @@ scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -142,6 +146,7 @@ v2m0: v2m@48090000 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; =20 CPU_PD0: power-domain-cpu0 { #power-domain-cells =3D <0>; @@ -174,6 +179,7 @@ soc@0 { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges =3D <0x0 0x0 0x0 0x80000000>; + bootph-all; =20 hpdma: dma-controller@40400000 { compatible =3D "st,stm32mp25-dma3"; @@ -305,6 +311,7 @@ rifsc: bus@42080000 { #size-cells =3D <1>; #access-controller-cells =3D <1>; ranges; + bootph-all; =20 timers2: timer@40000000 { compatible =3D "st,stm32mp25-timers"; @@ -1577,6 +1584,7 @@ ltdc: display-controller@48010000 { clock-names =3D "lcd", "bus"; resets =3D <&rcc LTDC_R>; access-controllers =3D <&rifsc 80>; + bootph-all; status =3D "disabled"; }; =20 @@ -1738,6 +1746,7 @@ bsec: efuse@44000000 { reg =3D <0x44000000 0x1000>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp@24 { reg =3D <0x24 0x4>; @@ -1842,6 +1851,7 @@ rcc: clock-controller@44200000 { <&scmi_clk CK_SCMI_PLL3>, <&clk_dsi_txbyte>; access-controllers =3D <&rifsc 156>; + bootph-all; }; =20 exti1: interrupt-controller@44220000 { @@ -1941,6 +1951,7 @@ syscfg: syscon@44230000 { compatible =3D "st,stm32mp25-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; #clock-cells =3D <0>; + bootph-all; }; =20 pinctrl: pinctrl@44240000 { @@ -1951,6 +1962,7 @@ pinctrl: pinctrl@44240000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioa: gpio@44240000 { gpio-controller; @@ -1960,6 +1972,7 @@ gpioa: gpio@44240000 { reg =3D <0x0 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -1971,6 +1984,7 @@ gpiob: gpio@44250000 { reg =3D <0x10000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -1982,6 +1996,7 @@ gpioc: gpio@44260000 { reg =3D <0x20000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1993,6 +2008,7 @@ gpiod: gpio@44270000 { reg =3D <0x30000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -2004,6 +2020,7 @@ gpioe: gpio@44280000 { reg =3D <0x40000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -2015,6 +2032,7 @@ gpiof: gpio@44290000 { reg =3D <0x50000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -2026,6 +2044,7 @@ gpiog: gpio@442a0000 { reg =3D <0x60000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -2037,6 +2056,7 @@ gpioh: gpio@442b0000 { reg =3D <0x70000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -2048,6 +2068,7 @@ gpioi: gpio@442c0000 { reg =3D <0x80000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; =20 @@ -2059,6 +2080,7 @@ gpioj: gpio@442d0000 { reg =3D <0x90000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOJ>; st,bank-name =3D "GPIOJ"; + bootph-all; status =3D "disabled"; }; =20 @@ -2070,6 +2092,7 @@ gpiok: gpio@442e0000 { reg =3D <0xa0000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOK>; st,bank-name =3D "GPIOK"; + bootph-all; status =3D "disabled"; }; }; @@ -2092,6 +2115,7 @@ pinctrl_z: pinctrl@46200000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioz: gpio@46200000 { gpio-controller; @@ -2102,6 +2126,7 @@ gpioz: gpio@46200000 { clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; }; diff --git a/arch/arm64/boot/dts/st/stm32mp255.dtsi b/arch/arm64/boot/dts/s= t/stm32mp255.dtsi index 7a598f53a2a0..7b2e07613030 100644 --- a/arch/arm64/boot/dts/st/stm32mp255.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp255.dtsi @@ -21,6 +21,7 @@ lvds: lvds@48060000 { resets =3D <&rcc LVDS_R>; access-controllers =3D <&rifsc 84>; power-domains =3D <&CLUSTER_PD>; + bootph-all; status =3D "disabled"; }; =20 @@ -40,4 +41,4 @@ venc: venc@480e0000 { clocks =3D <&rcc CK_BUS_VENC>; access-controllers =3D <&rifsc 90>; }; -}; \ No newline at end of file +}; diff --git a/arch/arm64/boot/dts/st/stm32mp257f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp257f-dk.dts index e718d888ce21..69bac9e719d7 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-dk.dts @@ -130,7 +130,18 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts b/arch/arm64/boot/d= ts/st/stm32mp257f-ev1.dts index 6e165073f732..307b9692b00a 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts @@ -477,11 +477,22 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; =20 +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usart6 { pinctrl-names =3D "default", "idle", "sleep"; pinctrl-0 =3D <&usart6_pins_a>; --=20 2.43.0