From nobody Sun Feb 8 09:16:42 2026 Received: from mail-pf1-f173.google.com (mail-pf1-f173.google.com [209.85.210.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C652147A0A8 for ; Thu, 8 Jan 2026 14:23:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767882184; cv=none; b=so1T1rktjeg13d25nzH4zuEEdNT055T3o4RaG5yaMl8eCsyp5vAiHKnGCUtDBvxmDIz7gg1LAmSr9gb3p+G+OX7EKcxe9Ou1guLeWjix8xRIcaMeYPGY03d6vWN+9FJCjL/t3IS2Grbjyw6J4AyHeVEvYJSM8vUAcJntLasw4T8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767882184; c=relaxed/simple; bh=2orwHsAAgUV6XStypLKLzlVHZisbEUW8dEtZ/Cxrskc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kN7U4KWsxrsA85LX+9XyVyNgNqNC4OCuqTthUuQJwG/pGK3LFduz3b+XLNMqIDTXTPczx3Klssiilm4I0Wri9APqGYo2362UR0mdmx5CyMMpl4AvHWkd+DnQLGi3XHxuHLZburbMzXYh2Sn/Jw2vbqcP8UuxISD6r8IRbFwTQDY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=q0oSgCOl; arc=none smtp.client-ip=209.85.210.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="q0oSgCOl" Received: by mail-pf1-f173.google.com with SMTP id d2e1a72fcca58-81dab89f286so73573b3a.2 for ; Thu, 08 Jan 2026 06:23:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1767882181; x=1768486981; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=42RRts4LKhj3HDLLS6q2Q6/55pZsEWKtlgxyH9/r35A=; b=q0oSgCOllzdA7iayWXoXdSUdRAyNjYjcpSEIVOT0kBRFc7SvDrL/ps2D6cc5oKbCgt d7kweO6h4P+qeteQBCU8HqxiHFcdlGhA4mPSnTagZ3d+YnXT/V13abGa/X/JUJ87diTG DHnnzwpL41Kr0ulvIznKd2/+hPFnDIO+ohvhVysP6VaMqjs+USAjkhd9gM21K+G68Wia RuogVt6JT7ocfk7wzRfH+uKcSjiYnc67dtvrp1ihy57eFAvvz4XsUenMyoSeNkS9e77d 0ac0U+AaKI5h0QRgznisfEaluB+Qoga6NiQrYWoksr1KTMKy02x5/hpT/jAB5/rv3PM1 Bi6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767882181; x=1768486981; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=42RRts4LKhj3HDLLS6q2Q6/55pZsEWKtlgxyH9/r35A=; b=ov/X0DIcxqOOjjgsb78X+xk4ZEIVC703CmO/Xc6T1W038xm/V2XsBE0VTF3jeE1RA1 ZFFtdrsBdIC0QNzI2lm6sciZJ0OZRAQxS+a4gwBu2G3Rdfe+rglAODoKIFez7oVCwdxW cJwBJN1bxf/Ps3aLzS17EurYlXiOCz9bZNrg104aMSEEiYiaIRACUvwQjGHM8IiMnqdH x1mB6TqJFtV4z9+eWpAOOxRiq8TPBXRPGAgpjzJdRJvV1GDXa62SxuXGjukyzocLLBOl eKiTbYkZ5G7U3Z1Dagiz0htMCuj5nz9IauXi1OXHSUqVYoWwh6XZFo2Azahpt4OOCCZr sYVA== X-Forwarded-Encrypted: i=1; AJvYcCXkm3CRDKeadnMVpRrkyaVmgYrtsJSo6nDSptfvJeyRLUK5Oupwgj9HFBPLr0efnzqxj3wxHALIE+HFM5M=@vger.kernel.org X-Gm-Message-State: AOJu0YxxnVE6R78wwKOeQbWRlmErYnxj7MNEZItH4ff22KAJRVVlvQgp anzgoSpXDKSomG2Uws+GTbcYLA+NFlq4gldPaiEc8RFGpb9IOy/yuauwyTp8XFGYfpoN/vwcj8O A6AfEk68w/NVU X-Gm-Gg: AY/fxX6eTBjUSP9Qu/nDgqyEIi8k2rZAUNcA+/P42Ex+V2Knkvv+4xhpLo/zYbAwD5Q bgv1jle/rSxhWIuxS1ac80eHDM5+NNZ2U5HC2zg2luPqHhzf5FmTLTKaeIg8IWxkANRHEeZgyVr bL2Wrvp+oTVLSyhJK4Oi4WGR7UEJ59dUeiPDAYwYMsRfy3ea0GCVE42dtUngtgOBaw2Px+EH0as 2h31N8nHtTD7zMykJONNNcEb0jTsYfrCVo8O83F8H8LObPNV4pHqu9OjIK+ZT4Q8aTLkWnDxVMU w876oPtjvelFcKirKL/ZGR0+mmH8E+kbgYTUNFBRHiWQIg2WnEtEmF1zhyIxHN5UWAFa74CXTqB G37GR05TJbDrXeTzMUvH79EIOKO5GueOawm6PJaNBMMMCTAcVc4JFmZX9h+hFQKawAQwTqVc6kx +hfwMe12NHS6HuKC5PRPlKMz2gWVxsR6M= X-Google-Smtp-Source: AGHT+IGDWUheq7bAmRQ/NpjxeOypmK1lVdB1YhIS7WdpVwU8NQHESVsoWAVdR6HW92z4sPCMNa2D3w== X-Received: by 2002:a05:6a00:f93:b0:7b2:2d85:ae59 with SMTP id d2e1a72fcca58-81b7eb28141mr6124949b3a.11.1767882180860; Thu, 08 Jan 2026 06:23:00 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::40df]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-819c59e7c16sm7927906b3a.53.2026.01.08.06.22.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 06:23:00 -0800 (PST) From: Guodong Xu Date: Thu, 08 Jan 2026 22:22:14 +0800 Subject: [PATCH v2 1/4] dt-bindings: soc: spacemit: Add K3 reset support and IDs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260108-k3-reset-v2-1-457df235efe9@riscstar.com> References: <20260108-k3-reset-v2-0-457df235efe9@riscstar.com> In-Reply-To: <20260108-k3-reset-v2-0-457df235efe9@riscstar.com> To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Haylen Chu Cc: Alex Elder , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.2 Update the spacemit,k1-syscon.yaml binding to document K3 SoC reset support. K3 reset devices are registered at runtime as auxiliary devices by the K3 CCU driveri. Since K3 reuses the K1 syscon binding, there is no separate YAML binding file for K3 resets. Update #reset-cells description to document where reset IDs are defined. Signed-off-by: Guodong Xu Acked-by: Alex Elder Acked-by: Krzysztof Kozlowski --- v2: Update spacemit,k1-syscon binding to clarify K3 reset is supported. Update the commit message to add backgrounds of this patch why, instead of what. --- .../bindings/soc/spacemit/spacemit,k1-syscon.yaml | 8 +- include/dt-bindings/reset/spacemit,k3-resets.h | 171 +++++++++++++++++= ++++ 2 files changed, 178 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/soc/spacemit/spacemit,k1-sys= con.yaml b/Documentation/devicetree/bindings/soc/spacemit/spacemit,k1-sysco= n.yaml index 66e6683a3ccb94af2ddf71bf443424adcb7a0d72..1a28af22cac1d474fec8af3b6c7= dc674a75ee734 100644 --- a/Documentation/devicetree/bindings/soc/spacemit/spacemit,k1-syscon.yaml +++ b/Documentation/devicetree/bindings/soc/spacemit/spacemit,k1-syscon.yaml @@ -10,7 +10,7 @@ maintainers: - Haylen Chu =20 description: - System controllers found on SpacemiT K1 SoC, which are capable of + System controllers found on SpacemiT K1/K3 SoC, which are capable of clock, reset and power-management functions. =20 properties: @@ -50,6 +50,12 @@ properties: =20 "#reset-cells": const: 1 + description: | + ID of the reset controller line. Valid IDs are defined in correspond= ing + files: + + For SpacemiT K1, see include/dt-bindings/clock/spacemit,k1-syscon.h + For SpacemiT K3, see include/dt-bindings/reset/spacemit,k3-resets.h =20 required: - compatible diff --git a/include/dt-bindings/reset/spacemit,k3-resets.h b/include/dt-bi= ndings/reset/spacemit,k3-resets.h new file mode 100644 index 0000000000000000000000000000000000000000..79ac1c22b7b5447af1596edcb67= a5dfa981e9ee7 --- /dev/null +++ b/include/dt-bindings/reset/spacemit,k3-resets.h @@ -0,0 +1,171 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2025 SpacemiT Technology Co. Ltd + */ + +#ifndef _DT_BINDINGS_RESET_SPACEMIT_K3_RESETS_H_ +#define _DT_BINDINGS_RESET_SPACEMIT_K3_RESETS_H_ + +/* MPMU resets */ +#define RESET_MPMU_WDT 0 +#define RESET_MPMU_RIPC 1 + +/* APBC resets */ +#define RESET_APBC_UART0 0 +#define RESET_APBC_UART2 1 +#define RESET_APBC_UART3 2 +#define RESET_APBC_UART4 3 +#define RESET_APBC_UART5 4 +#define RESET_APBC_UART6 5 +#define RESET_APBC_UART7 6 +#define RESET_APBC_UART8 7 +#define RESET_APBC_UART9 8 +#define RESET_APBC_UART10 9 +#define RESET_APBC_GPIO 10 +#define RESET_APBC_PWM0 11 +#define RESET_APBC_PWM1 12 +#define RESET_APBC_PWM2 13 +#define RESET_APBC_PWM3 14 +#define RESET_APBC_PWM4 15 +#define RESET_APBC_PWM5 16 +#define RESET_APBC_PWM6 17 +#define RESET_APBC_PWM7 18 +#define RESET_APBC_PWM8 19 +#define RESET_APBC_PWM9 20 +#define RESET_APBC_PWM10 21 +#define RESET_APBC_PWM11 22 +#define RESET_APBC_PWM12 23 +#define RESET_APBC_PWM13 24 +#define RESET_APBC_PWM14 25 +#define RESET_APBC_PWM15 26 +#define RESET_APBC_PWM16 27 +#define RESET_APBC_PWM17 28 +#define RESET_APBC_PWM18 29 +#define RESET_APBC_PWM19 30 +#define RESET_APBC_SPI0 31 +#define RESET_APBC_SPI1 32 +#define RESET_APBC_SPI3 33 +#define RESET_APBC_RTC 34 +#define RESET_APBC_TWSI0 35 +#define RESET_APBC_TWSI1 36 +#define RESET_APBC_TWSI2 37 +#define RESET_APBC_TWSI4 38 +#define RESET_APBC_TWSI5 39 +#define RESET_APBC_TWSI6 40 +#define RESET_APBC_TWSI8 41 +#define RESET_APBC_TIMERS0 42 +#define RESET_APBC_TIMERS1 43 +#define RESET_APBC_TIMERS2 44 +#define RESET_APBC_TIMERS3 45 +#define RESET_APBC_TIMERS4 46 +#define RESET_APBC_TIMERS5 47 +#define RESET_APBC_TIMERS6 48 +#define RESET_APBC_TIMERS7 49 +#define RESET_APBC_AIB 50 +#define RESET_APBC_ONEWIRE 51 +#define RESET_APBC_I2S0 52 +#define RESET_APBC_I2S1 53 +#define RESET_APBC_I2S2 54 +#define RESET_APBC_I2S3 55 +#define RESET_APBC_I2S4 56 +#define RESET_APBC_I2S5 57 +#define RESET_APBC_DRO 58 +#define RESET_APBC_IR0 59 +#define RESET_APBC_IR1 60 +#define RESET_APBC_TSEN 61 +#define RESET_IPC_AP2AUD 62 +#define RESET_APBC_CAN0 63 +#define RESET_APBC_CAN1 64 +#define RESET_APBC_CAN2 65 +#define RESET_APBC_CAN3 66 +#define RESET_APBC_CAN4 67 + +/* APMU resets */ +#define RESET_APMU_CSI 0 +#define RESET_APMU_CCIC2PHY 1 +#define RESET_APMU_CCIC3PHY 2 +#define RESET_APMU_ISP_CIBUS 3 +#define RESET_APMU_DSI_ESC 4 +#define RESET_APMU_LCD 5 +#define RESET_APMU_V2D 6 +#define RESET_APMU_LCD_MCLK 7 +#define RESET_APMU_LCD_DSCCLK 8 +#define RESET_APMU_SC2_HCLK 9 +#define RESET_APMU_CCIC_4X 10 +#define RESET_APMU_CCIC1_PHY 11 +#define RESET_APMU_SDH_AXI 12 +#define RESET_APMU_SDH0 13 +#define RESET_APMU_SDH1 14 +#define RESET_APMU_SDH2 15 +#define RESET_APMU_USB2 16 +#define RESET_APMU_USB3_PORTA 17 +#define RESET_APMU_USB3_PORTB 18 +#define RESET_APMU_USB3_PORTC 19 +#define RESET_APMU_USB3_PORTD 20 +#define RESET_APMU_QSPI 21 +#define RESET_APMU_QSPI_BUS 22 +#define RESET_APMU_DMA 23 +#define RESET_APMU_AES_WTM 24 +#define RESET_APMU_MCB_DCLK 25 +#define RESET_APMU_MCB_ACLK 26 +#define RESET_APMU_VPU 27 +#define RESET_APMU_DTC 28 +#define RESET_APMU_GPU 29 +#define RESET_APMU_ALZO 30 +#define RESET_APMU_MC 31 +#define RESET_APMU_CPU0_POP 32 +#define RESET_APMU_CPU0_SW 33 +#define RESET_APMU_CPU1_POP 34 +#define RESET_APMU_CPU1_SW 35 +#define RESET_APMU_CPU2_POP 36 +#define RESET_APMU_CPU2_SW 37 +#define RESET_APMU_CPU3_POP 38 +#define RESET_APMU_CPU3_SW 39 +#define RESET_APMU_C0_MPSUB_SW 40 +#define RESET_APMU_CPU4_POP 41 +#define RESET_APMU_CPU4_SW 42 +#define RESET_APMU_CPU5_POP 43 +#define RESET_APMU_CPU5_SW 44 +#define RESET_APMU_CPU6_POP 45 +#define RESET_APMU_CPU6_SW 46 +#define RESET_APMU_CPU7_POP 47 +#define RESET_APMU_CPU7_SW 48 +#define RESET_APMU_C1_MPSUB_SW 49 +#define RESET_APMU_MPSUB_DBG 50 +#define RESET_APMU_UCIE 51 +#define RESET_APMU_RCPU 52 +#define RESET_APMU_DSI4LN2_ESCCLK 53 +#define RESET_APMU_DSI4LN2_LCD_SW 54 +#define RESET_APMU_DSI4LN2_LCD_MCLK 55 +#define RESET_APMU_DSI4LN2_LCD_DSCCLK 56 +#define RESET_APMU_DSI4LN2_DPU_ACLK 57 +#define RESET_APMU_DPU_ACLK 58 +#define RESET_APMU_UFS_ACLK 59 +#define RESET_APMU_EDP0 60 +#define RESET_APMU_EDP1 61 +#define RESET_APMU_PCIE_PORTA 62 +#define RESET_APMU_PCIE_PORTB 63 +#define RESET_APMU_PCIE_PORTC 64 +#define RESET_APMU_PCIE_PORTD 65 +#define RESET_APMU_PCIE_PORTE 66 +#define RESET_APMU_EMAC0 67 +#define RESET_APMU_EMAC1 68 +#define RESET_APMU_EMAC2 69 +#define RESET_APMU_ESPI_MCLK 70 +#define RESET_APMU_ESPI_SCLK 71 + +/* DCIU resets*/ +#define RESET_DCIU_HDMA 0 +#define RESET_DCIU_DMA350 1 +#define RESET_DCIU_DMA350_0 2 +#define RESET_DCIU_DMA350_1 3 +#define RESET_DCIU_AXIDMA0 4 +#define RESET_DCIU_AXIDMA1 5 +#define RESET_DCIU_AXIDMA2 6 +#define RESET_DCIU_AXIDMA3 7 +#define RESET_DCIU_AXIDMA4 8 +#define RESET_DCIU_AXIDMA5 9 +#define RESET_DCIU_AXIDMA6 10 +#define RESET_DCIU_AXIDMA7 11 + +#endif /* _DT_BINDINGS_RESET_SPACEMIT_K3_H_ */ --=20 2.43.0 From nobody Sun Feb 8 09:16:42 2026 Received: from mail-pf1-f171.google.com (mail-pf1-f171.google.com [209.85.210.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C2EAB47AF7A for ; Thu, 8 Jan 2026 14:23:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767882191; cv=none; b=kGnkj59cIz263Twkb0eX9KoNUBYipCImnNcMC5p//5t10x/EyvmtJ8IsWZ/AV+OtUwOLuWV1yq56QVBD36amltrN6fK8MhTUWc0GP6uv6adX1lBtBYhIMtjYdPnZPFeClktpTWkozcCiFTzT2kLR7yGnX3AZks8kA7t9FqeRryA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767882191; c=relaxed/simple; bh=dTVIKHPNLlFZoMBpxQkH9hg82booe+Lm/MLxt0nQBKs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UQeb1wiICTfpQKlqXOu2T43axTB1ZwTCPvKc+o45b9ocZ6V3RhkIJIzzHXFlely3nkGxzMz0ARuGz0yWLXDtAcJ4a8lvmieHE+qr3KwehqmrfW9pSybKDwSS+jHDhA+KqijJGsxUiUydHH+GDDdV07uO9D5ql+5wl+tyrRVyZ7E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=OQ2jH2XG; arc=none smtp.client-ip=209.85.210.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="OQ2jH2XG" Received: by mail-pf1-f171.google.com with SMTP id d2e1a72fcca58-7aab7623f42so2815326b3a.2 for ; Thu, 08 Jan 2026 06:23:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1767882187; x=1768486987; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=EL8qeXIFUBprMt4HB/lPCre3+ycNyMSxvOH+cskZlVc=; b=OQ2jH2XGJIoCYoQzGCV0RBnHJ7HkXCeykaZaW2LDXrljy8DGDWQmsQRswP7gA3BeAw IJ4pBjToMH6zsBkp9reZ+xFv4felSsVzcy8HZAvttbnzAuR8W9fosLz498rOU7jum8dB tzvZkJ4ky3EYV+s0/sDj/7agHNvf61TRc1NI3VJkdqFF54aY+4jYu3lUnoK9Uju0bNvd TQzA3BBxefSBmIWoiov6WHI2Z/nPmjE/Osb8ZCQ9t4r5cQ2Q+PeKZyCiz4C3a9jlnk3i sm4S8SPGMVwfgC3UuijDGrJTN0kkQ/QsJzJZSjKJMaD9ohjeZB9Yia+ANl8RP8AEz8xk uY1w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767882187; x=1768486987; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=EL8qeXIFUBprMt4HB/lPCre3+ycNyMSxvOH+cskZlVc=; b=NL+5+iD7pCV+MsJClQZkUDIC8Er9wlFwn1Fj2eSlLxBs68JhgbZMxuomwqJ4WK9NAK lr8pVdsVLmsFl6OdvMZ+5Ni8KN+jIIdmqE7q6rO4Hk8J0njInesSGCTr9TC0wsRYTdyM IiyiDW5TRQZE16smXs/v1I6FJCe0QJSwq209QKmpUcnBF6pusd6aLD7F2XRtFGCAWpMt lx1zvHJZR1pqyKIv8IFfTT27XBiNG0e66WznlxcMol7xyK+Q+tL/n/0Qo96J12bllcVh I2us8l33CXv/F8r/xXFRUhI+fZrXhm8vCTMPI++URYatKtLBTXx07Nfx1byi4SaO+Nfh VByw== X-Forwarded-Encrypted: i=1; AJvYcCX6KYx47GgGwnNVl3d6lN8bzzqRhNPapqRZ/3IDp+e5YNeYDWLXriz3fanup/ng9oHFYHSWMQAc3RdGFa0=@vger.kernel.org X-Gm-Message-State: AOJu0YwQq3IhTw/8tV9SvNoIAT4zrJxJhqztAbLCI1GxkRHPPQvw4f64 Vncncslwimlhu9WFWn2Vho58w1gAe98IuwTpxBc2RqCAeqKxJx4wc88Z6u+6Ms+R30tPfxcUP9X B9EjqReMDpiME X-Gm-Gg: AY/fxX7ShOX9H0NPFwJA05hmtcOXsqvjB/cu+qcZH1pgBd//KGzXW9SBlww4/UmLEHR YWODgDQlwD+il496iFVoVH2hvRITgknD9+fQee9uSKsGLzzNvMg9aCMKf1w06O3ZKsL43xt95ZN cB4cJEix82f1zSNzE1A3NO9Oxh+2EZscBM4hZciVuaM/pLDknTqGlvUsQuIjbRtUNAXgPwUKzDE 58LGk4np6Ajxq0VOqYY+9NE6KS7rCaJlKvio3/s+VzW/FpoFElA1/NmwHae3XkdI4yAGQH3Fzi3 5ocJGYry9bfNwqdwANbvrvMoC7JkdRcxQVluiB8cegluZJrJUzUbpb/XP6iuk5to29zA9tx+NCt Vzx0Omgq9d0RB1d1gG3XXXQ9Iecr1pXKsrzdg0MZ5FuDLzfTtqDNzr8KWQy9POOjxwFX1KVNLZg DUHopf3pc0jwGoE3I0Adm9mazDTiWOw3U= X-Google-Smtp-Source: AGHT+IGxUyhcWl3pgdIJIBh8Xwg6I8nxAbuPkNaohVN6gOCkrsEZRn9ddDq3kJmePJgLlHuH3ww0ng== X-Received: by 2002:a05:6a21:6da0:b0:364:1339:97c2 with SMTP id adf61e73a8af0-3898f8ccd38mr6576254637.14.1767882186882; Thu, 08 Jan 2026 06:23:06 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::40df]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-819c59e7c16sm7927906b3a.53.2026.01.08.06.23.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 06:23:06 -0800 (PST) From: Guodong Xu Date: Thu, 08 Jan 2026 22:22:15 +0800 Subject: [PATCH v2 2/4] reset: Create subdirectory for SpacemiT drivers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260108-k3-reset-v2-2-457df235efe9@riscstar.com> References: <20260108-k3-reset-v2-0-457df235efe9@riscstar.com> In-Reply-To: <20260108-k3-reset-v2-0-457df235efe9@riscstar.com> To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Haylen Chu Cc: Alex Elder , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.2 Create a dedicated subdirectory for SpacemiT reset drivers to allow for better organization as support for more SoCs is added. Move the existing K1 reset driver into this new directory and rename it to reset-spacemit-k1.c. Rename the Kconfig symbol to RESET_SPACEMIT_K1 and update its default from ARCH_SPACEMIT to SPACEMIT_K1_CCU. The reset driver depends on the clock driver to register reset devices as an auxiliary device, so the default should reflect this dependency. Also sort the drivers/reset/Kconfig entries alphabetically. Signed-off-by: Guodong Xu Reviewed-by: Alex Elder --- v2: No change. --- drivers/reset/Kconfig | 12 ++--------= -- drivers/reset/Makefile | 2 +- drivers/reset/spacemit/Kconfig | 14 ++++++++++= ++++ drivers/reset/spacemit/Makefile | 3 +++ .../{reset-spacemit.c =3D> spacemit/reset-spacemit-k1.c} | 0 5 files changed, 20 insertions(+), 11 deletions(-) diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 6e5d6deffa7d367040b0b380b78ce02d775a3a63..b110f0fa7bb13eff63e1939e50a= 926cd0106db3f 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -299,15 +299,6 @@ config RESET_SOCFPGA This enables the reset driver for the SoCFPGA ARMv7 platforms. This driver gets initialized early during platform init calls. =20 -config RESET_SPACEMIT - tristate "SpacemiT reset driver" - depends on ARCH_SPACEMIT || COMPILE_TEST - select AUXILIARY_BUS - default ARCH_SPACEMIT - help - This enables the reset controller driver for SpacemiT SoCs, - including the K1. - config RESET_SUNPLUS bool "Sunplus SoCs Reset Driver" if COMPILE_TEST default ARCH_SUNPLUS @@ -406,9 +397,10 @@ config RESET_ZYNQMP This enables the reset controller driver for Xilinx ZynqMP SoCs. =20 source "drivers/reset/amlogic/Kconfig" +source "drivers/reset/hisilicon/Kconfig" +source "drivers/reset/spacemit/Kconfig" source "drivers/reset/starfive/Kconfig" source "drivers/reset/sti/Kconfig" -source "drivers/reset/hisilicon/Kconfig" source "drivers/reset/tegra/Kconfig" =20 endif diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile index 9c3e484dfd81a4f7b2f156a6226d5fa233600f9f..fc0cc99f8514cac161af59389ba= 1cbd5490209c8 100644 --- a/drivers/reset/Makefile +++ b/drivers/reset/Makefile @@ -2,6 +2,7 @@ obj-y +=3D core.o obj-y +=3D amlogic/ obj-y +=3D hisilicon/ +obj-y +=3D spacemit/ obj-y +=3D starfive/ obj-y +=3D sti/ obj-y +=3D tegra/ @@ -38,7 +39,6 @@ obj-$(CONFIG_RESET_RZV2H_USB2PHY) +=3D reset-rzv2h-usb2ph= y.o obj-$(CONFIG_RESET_SCMI) +=3D reset-scmi.o obj-$(CONFIG_RESET_SIMPLE) +=3D reset-simple.o obj-$(CONFIG_RESET_SOCFPGA) +=3D reset-socfpga.o -obj-$(CONFIG_RESET_SPACEMIT) +=3D reset-spacemit.o obj-$(CONFIG_RESET_SUNPLUS) +=3D reset-sunplus.o obj-$(CONFIG_RESET_SUNXI) +=3D reset-sunxi.o obj-$(CONFIG_RESET_TH1520) +=3D reset-th1520.o diff --git a/drivers/reset/spacemit/Kconfig b/drivers/reset/spacemit/Kconfig new file mode 100644 index 0000000000000000000000000000000000000000..552884e8b72afeb05cdb9b6565a= d8e7fd32f990b --- /dev/null +++ b/drivers/reset/spacemit/Kconfig @@ -0,0 +1,14 @@ +# SPDX-License-Identifier: GPL-2.0-only + +config RESET_SPACEMIT_K1 + tristate "SpacemiT K1 reset driver" + depends on ARCH_SPACEMIT || COMPILE_TEST + depends on SPACEMIT_K1_CCU + select AUXILIARY_BUS + default SPACEMIT_K1_CCU + help + Support for reset controller in SpacemiT K1 SoC. + This driver works with the SpacemiT K1 clock controller + unit (CCU) driver to provide reset control functionality + for various peripherals and subsystems in the SoC. + diff --git a/drivers/reset/spacemit/Makefile b/drivers/reset/spacemit/Makef= ile new file mode 100644 index 0000000000000000000000000000000000000000..de7e358c74fd7b0fac3ec2c18d9= 85331af64fcbb --- /dev/null +++ b/drivers/reset/spacemit/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0 +obj-$(CONFIG_RESET_SPACEMIT_K1) +=3D reset-spacemit-k1.o + diff --git a/drivers/reset/reset-spacemit.c b/drivers/reset/spacemit/reset-= spacemit-k1.c similarity index 100% rename from drivers/reset/reset-spacemit.c rename to drivers/reset/spacemit/reset-spacemit-k1.c --=20 2.43.0 From nobody Sun Feb 8 09:16:42 2026 Received: from mail-pf1-f171.google.com (mail-pf1-f171.google.com [209.85.210.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 857B847BCEE for ; Thu, 8 Jan 2026 14:23:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767882197; cv=none; b=YvI6gdygh95d9a3qUhHl+cFp77+fBf+AooSY29q1KmS6Ij/dVUXlDABtzaJLOSnPevZRcPC6+v+uLVu2LZLxdJuMIuVydtfFKcjTwsC3HSN+5bwHkp2thQLPHZcwkrtmkoM6gKxqEgQAYJd0A+Z/XQOJBYuAtHETGtZY2tYyFnI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767882197; c=relaxed/simple; bh=f5ClC5mG4GcVXz7wL0WuqoU4Bj74MmSUh43rHPKY8Oc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UF0j52cmWZ3COOFLEAgHoztx3uy7FFZXRJ5wXMjMKa+0tjbWQdiy4E6sId0T89WWKgTVMZIoFZA4W/PGSWwJ1U8lQCAs3FHwbh2uDW8WmgwbIR079iuAooZio+QwvOA2TvAN7d7R2SnxyqzEOUoRrGNNpb0o6vzkwtx8NgJDcT0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=mjAvEt3D; arc=none smtp.client-ip=209.85.210.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="mjAvEt3D" Received: by mail-pf1-f171.google.com with SMTP id d2e1a72fcca58-7aab061e7cbso3461747b3a.1 for ; Thu, 08 Jan 2026 06:23:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1767882194; x=1768486994; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ek4+J5z7iMVE3UoqqZLSFX17x8G5Wc4n/tfTFWI/PHI=; b=mjAvEt3DTBxDyiHj68LVnwoeaLsSN7yFZzG4WOyEbXrZ8H48N6uxKr0TsI09bqnv9F 7nWQKQkdG/28IQcyQOwcUhX9YNoLlLkHiP3E58eFg7m3x0c6NJQ+hFwqXUmdU/Bq4J5V ENfCfOPIfDhs2ts5Q47iB7uZUxTIJOBxGGqhG4U5js1kQGGUT3+IlKdgUWhTmDpWCJvT kgaZahHLTePyIznLaA7OpQvqznZ2k5irqTImxyIvq6besZs/hBcFasHAbITma8nm0ybo w8HJtjnwnJgtKskLB/JDhI2D7dtoxXoPai0vu1/kGd7kWYJuaPBS2+vUnaC9udsWFEfK WWng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767882194; x=1768486994; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ek4+J5z7iMVE3UoqqZLSFX17x8G5Wc4n/tfTFWI/PHI=; b=vhWaiQU8HgrPOHR6XOo+2on5pJIMDeqNalkjOViXRglR+4lyL3RHBrwmKuyiEUVAY7 GeQIRVMNWnaKSq+o+hmMtMqzRgde16iykoX69Mi2rTwDH9jpVMEIP/b0vfmwSiqqsk1s Pp2QGUSVvJE6qN33Kqo5eG9eaimxWcU+t/nnLSBq0ZOpoKvVHumfIkr7zv3N1JXSwKyB ZNB0/bfu+8wPJEXksK8nkW8dCt+ncbq0kjnxk1NiimbQFZbkaMTwbZYci9D1FHUhh9FF rl1Ri4AkwoMfzy+Hv84hTstClHEg06Id3p7vRQhhrRrqe9cuXzW7hv6aRN30Av6bvQua dzHw== X-Forwarded-Encrypted: i=1; AJvYcCVXThjfuXvUyLySmCgWzuOYW4o7eR33VFqLcqVyadrtrWRuJYC8vqyn+AxQnh7jfMelGTRhBIx0LIu2RXc=@vger.kernel.org X-Gm-Message-State: AOJu0Yw2tc7ZxMljLGe8EugzeQiFlu8onOOLLO7AM8dq7ug8VDZeJSsX DBKN9SLHBKD8wYPyrDgl5B4J1WJH5TwXuvUbHBRgcM6Mv7XNxqlc9r6zafZWSPirXLZVCQWXMz0 7GS0iuVuhmhbC X-Gm-Gg: AY/fxX7FknbPVmUXS8LXKrhBbbXSxj8klWATwHDjlL2cVyE64dYpAnOsY3ZUxKqKkds dQIZWcAQZPE7RolYMu3Kguve4pfVl6IMS2pws2bKcg+Zjtp3mGvxnQSJAMjBh49SKlFbxaVwIq+ sIdSrT46eWl6KvDnAq+ELaMsmPM29keZsfxfsbty5RqEOici2uG2zW4b9IUoXOKHFJ7ULkQwbhR Vwm+PXhcw0zm4nT6at53Nyf6TJ+R/KaGkEUz1TfdKYjhKRYLNuHAsL8NIDts+5zHMKislo3RTcZ TBEwAGS8ElgGWHUGQmGuvmII6nkMx888zbMwxcHANbNlw7sbjb814yQzdYihaFLEY9dH6d8fJnu Y//gvr+CG8MyLtKHl7uRwm9G1rpYeuApD5xu2imQKV2Vyk9n8Jzsdgbn3+QuExUZX8Hb/sDGmcv bOQrw4ldvULV4e/VeDHAr72jQVlgE+Ekk= X-Google-Smtp-Source: AGHT+IHhXo6q1QuygWc5cKoTIJxec9jU2FLWFkfZShEs9ltY9Su5Z9NN5no1InJoRxaTlcTFJckmoQ== X-Received: by 2002:a05:6a00:218d:b0:81b:ad74:80c2 with SMTP id d2e1a72fcca58-81bad7482b2mr5683577b3a.28.1767882194137; Thu, 08 Jan 2026 06:23:14 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::40df]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-819c59e7c16sm7927906b3a.53.2026.01.08.06.23.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 06:23:13 -0800 (PST) From: Guodong Xu Date: Thu, 08 Jan 2026 22:22:16 +0800 Subject: [PATCH v2 3/4] reset: spacemit: Extract common K1 reset code Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260108-k3-reset-v2-3-457df235efe9@riscstar.com> References: <20260108-k3-reset-v2-0-457df235efe9@riscstar.com> In-Reply-To: <20260108-k3-reset-v2-0-457df235efe9@riscstar.com> To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Haylen Chu Cc: Alex Elder , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.2 Extract the common reset controller code from the K1 driver into separate reset-spacemit-common.{c,h} files to prepare for additional SpacemiT SoCs that share the same reset controller architecture. The common code includes handlers for reset assert and deassert operations and probing for auxiliary bus devices. Changes during extraction: - Module ownership: Use dev->driver->owner instead of THIS_MODULE in spacemit_reset_controller_register() to correctly reference the calling driver's module. - Rename spacemit_reset_ids to spacemit_k1_reset_ids. - Define new namespace "RESET_SPACEMIT" for the exported common functions (spacemit_reset_probe) and update K1 driver to import it. This prepares for additional SpacemiT SoCs (K3) that share the same reset controller architecture. Signed-off-by: Guodong Xu Reviewed-by: Alex Elder --- v2: Use dev->driver->owner for the reset controller owner instead of THIS_MODULE to fix the module reference counting issue pointed out by Krzysztof Kozlowski. --- drivers/reset/spacemit/Kconfig | 17 +++- drivers/reset/spacemit/Makefile | 2 + drivers/reset/spacemit/reset-spacemit-common.c | 77 ++++++++++++++++++ drivers/reset/spacemit/reset-spacemit-common.h | 42 ++++++++++ drivers/reset/spacemit/reset-spacemit-k1.c | 107 +++------------------= ---- 5 files changed, 144 insertions(+), 101 deletions(-) diff --git a/drivers/reset/spacemit/Kconfig b/drivers/reset/spacemit/Kconfig index 552884e8b72afeb05cdb9b6565ad8e7fd32f990b..56a4858b30e136296e1f9c85b7b= 13ccee91fe7b4 100644 --- a/drivers/reset/spacemit/Kconfig +++ b/drivers/reset/spacemit/Kconfig @@ -1,10 +1,20 @@ # SPDX-License-Identifier: GPL-2.0-only =20 -config RESET_SPACEMIT_K1 - tristate "SpacemiT K1 reset driver" +menu "Reset support for SpacemiT platforms" depends on ARCH_SPACEMIT || COMPILE_TEST - depends on SPACEMIT_K1_CCU + +config RESET_SPACEMIT_COMMON + tristate select AUXILIARY_BUS + help + Common reset controller infrastructure for SpacemiT SoCs. + This provides shared code and helper functions used by + reset drivers for various SpacemiT SoC families. + +config RESET_SPACEMIT_K1 + tristate "Support for SpacemiT K1 SoC" + depends on SPACEMIT_K1_CCU + select RESET_SPACEMIT_COMMON default SPACEMIT_K1_CCU help Support for reset controller in SpacemiT K1 SoC. @@ -12,3 +22,4 @@ config RESET_SPACEMIT_K1 unit (CCU) driver to provide reset control functionality for various peripherals and subsystems in the SoC. =20 +endmenu diff --git a/drivers/reset/spacemit/Makefile b/drivers/reset/spacemit/Makef= ile index de7e358c74fd7b0fac3ec2c18d985331af64fcbb..fecda9f211b24a54707b3f425b9= 325be1f2f7738 100644 --- a/drivers/reset/spacemit/Makefile +++ b/drivers/reset/spacemit/Makefile @@ -1,3 +1,5 @@ # SPDX-License-Identifier: GPL-2.0 +obj-$(CONFIG_RESET_SPACEMIT_COMMON) +=3D reset-spacemit-common.o + obj-$(CONFIG_RESET_SPACEMIT_K1) +=3D reset-spacemit-k1.o =20 diff --git a/drivers/reset/spacemit/reset-spacemit-common.c b/drivers/reset= /spacemit/reset-spacemit-common.c new file mode 100644 index 0000000000000000000000000000000000000000..0626633a5e7db6e31be4ed36505= b15291eb186b1 --- /dev/null +++ b/drivers/reset/spacemit/reset-spacemit-common.c @@ -0,0 +1,77 @@ +// SPDX-License-Identifier: GPL-2.0-only + +/* SpacemiT reset controller driver - common implementation */ + +#include +#include +#include + +#include + +#include "reset-spacemit-common.h" + +static int spacemit_reset_update(struct reset_controller_dev *rcdev, + unsigned long id, bool assert) +{ + struct ccu_reset_controller *controller; + const struct ccu_reset_data *data; + u32 mask; + u32 val; + + controller =3D container_of(rcdev, struct ccu_reset_controller, rcdev); + data =3D &controller->data->reset_data[id]; + mask =3D data->assert_mask | data->deassert_mask; + val =3D assert ? data->assert_mask : data->deassert_mask; + + return regmap_update_bits(controller->regmap, data->offset, mask, val); +} + +static int spacemit_reset_assert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return spacemit_reset_update(rcdev, id, true); +} + +static int spacemit_reset_deassert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return spacemit_reset_update(rcdev, id, false); +} + +static const struct reset_control_ops spacemit_reset_control_ops =3D { + .assert =3D spacemit_reset_assert, + .deassert =3D spacemit_reset_deassert, +}; + +static int spacemit_reset_controller_register(struct device *dev, + struct ccu_reset_controller *controller) +{ + struct reset_controller_dev *rcdev =3D &controller->rcdev; + + rcdev->ops =3D &spacemit_reset_control_ops; + rcdev->owner =3D dev->driver->owner; + rcdev->of_node =3D dev->of_node; + rcdev->nr_resets =3D controller->data->count; + + return devm_reset_controller_register(dev, &controller->rcdev); +} + +int spacemit_reset_probe(struct auxiliary_device *adev, + const struct auxiliary_device_id *id) +{ + struct spacemit_ccu_adev *rdev =3D to_spacemit_ccu_adev(adev); + struct ccu_reset_controller *controller; + struct device *dev =3D &adev->dev; + + controller =3D devm_kzalloc(dev, sizeof(*controller), GFP_KERNEL); + if (!controller) + return -ENOMEM; + controller->data =3D (const struct ccu_reset_controller_data *)id->driver= _data; + controller->regmap =3D rdev->regmap; + + return spacemit_reset_controller_register(dev, controller); +} +EXPORT_SYMBOL_NS_GPL(spacemit_reset_probe, "RESET_SPACEMIT"); + +MODULE_DESCRIPTION("SpacemiT reset controller driver - common code"); +MODULE_LICENSE("GPL"); diff --git a/drivers/reset/spacemit/reset-spacemit-common.h b/drivers/reset= /spacemit/reset-spacemit-common.h new file mode 100644 index 0000000000000000000000000000000000000000..ffaf2f86eb39df72b079095b3f5= da3622e132c8d --- /dev/null +++ b/drivers/reset/spacemit/reset-spacemit-common.h @@ -0,0 +1,42 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * SpacemiT reset controller driver - common definitions + */ + +#ifndef _RESET_SPACEMIT_COMMON_H_ +#define _RESET_SPACEMIT_COMMON_H_ + +#include +#include +#include +#include + +struct ccu_reset_data { + u32 offset; + u32 assert_mask; + u32 deassert_mask; +}; + +struct ccu_reset_controller_data { + const struct ccu_reset_data *reset_data; /* array */ + size_t count; +}; + +struct ccu_reset_controller { + struct reset_controller_dev rcdev; + const struct ccu_reset_controller_data *data; + struct regmap *regmap; +}; + +#define RESET_DATA(_offset, _assert_mask, _deassert_mask) \ + { \ + .offset =3D (_offset), \ + .assert_mask =3D (_assert_mask), \ + .deassert_mask =3D (_deassert_mask), \ + } + +/* Common probe function */ +int spacemit_reset_probe(struct auxiliary_device *adev, + const struct auxiliary_device_id *id); + +#endif /* _RESET_SPACEMIT_COMMON_H_ */ diff --git a/drivers/reset/spacemit/reset-spacemit-k1.c b/drivers/reset/spa= cemit/reset-spacemit-k1.c index cc7fd1f8750d422f3d8f96367ae259f38418c44b..8f3b5329ea5f627ab454e15bf48= 5b155c9f48ca5 100644 --- a/drivers/reset/spacemit/reset-spacemit-k1.c +++ b/drivers/reset/spacemit/reset-spacemit-k1.c @@ -1,41 +1,13 @@ // SPDX-License-Identifier: GPL-2.0-only =20 -/* SpacemiT reset controller driver */ +/* SpacemiT K1 reset controller driver */ =20 -#include -#include -#include #include -#include -#include -#include =20 -#include #include +#include =20 -struct ccu_reset_data { - u32 offset; - u32 assert_mask; - u32 deassert_mask; -}; - -struct ccu_reset_controller_data { - const struct ccu_reset_data *reset_data; /* array */ - size_t count; -}; - -struct ccu_reset_controller { - struct reset_controller_dev rcdev; - const struct ccu_reset_controller_data *data; - struct regmap *regmap; -}; - -#define RESET_DATA(_offset, _assert_mask, _deassert_mask) \ - { \ - .offset =3D (_offset), \ - .assert_mask =3D (_assert_mask), \ - .deassert_mask =3D (_deassert_mask), \ - } +#include "reset-spacemit-common.h" =20 static const struct ccu_reset_data k1_mpmu_resets[] =3D { [RESET_WDT] =3D RESET_DATA(MPMU_WDTPCR, BIT(2), 0), @@ -214,91 +186,30 @@ static const struct ccu_reset_controller_data k1_apbc= 2_reset_data =3D { .count =3D ARRAY_SIZE(k1_apbc2_resets), }; =20 -static int spacemit_reset_update(struct reset_controller_dev *rcdev, - unsigned long id, bool assert) -{ - struct ccu_reset_controller *controller; - const struct ccu_reset_data *data; - u32 mask; - u32 val; - - controller =3D container_of(rcdev, struct ccu_reset_controller, rcdev); - data =3D &controller->data->reset_data[id]; - mask =3D data->assert_mask | data->deassert_mask; - val =3D assert ? data->assert_mask : data->deassert_mask; - - return regmap_update_bits(controller->regmap, data->offset, mask, val); -} - -static int spacemit_reset_assert(struct reset_controller_dev *rcdev, - unsigned long id) -{ - return spacemit_reset_update(rcdev, id, true); -} - -static int spacemit_reset_deassert(struct reset_controller_dev *rcdev, - unsigned long id) -{ - return spacemit_reset_update(rcdev, id, false); -} - -static const struct reset_control_ops spacemit_reset_control_ops =3D { - .assert =3D spacemit_reset_assert, - .deassert =3D spacemit_reset_deassert, -}; - -static int spacemit_reset_controller_register(struct device *dev, - struct ccu_reset_controller *controller) -{ - struct reset_controller_dev *rcdev =3D &controller->rcdev; - - rcdev->ops =3D &spacemit_reset_control_ops; - rcdev->owner =3D THIS_MODULE; - rcdev->of_node =3D dev->of_node; - rcdev->nr_resets =3D controller->data->count; - - return devm_reset_controller_register(dev, &controller->rcdev); -} - -static int spacemit_reset_probe(struct auxiliary_device *adev, - const struct auxiliary_device_id *id) -{ - struct spacemit_ccu_adev *rdev =3D to_spacemit_ccu_adev(adev); - struct ccu_reset_controller *controller; - struct device *dev =3D &adev->dev; - - controller =3D devm_kzalloc(dev, sizeof(*controller), GFP_KERNEL); - if (!controller) - return -ENOMEM; - controller->data =3D (const struct ccu_reset_controller_data *)id->driver= _data; - controller->regmap =3D rdev->regmap; - - return spacemit_reset_controller_register(dev, controller); -} - #define K1_AUX_DEV_ID(_unit) \ { \ .name =3D "spacemit_ccu.k1-" #_unit "-reset", \ .driver_data =3D (kernel_ulong_t)&k1_ ## _unit ## _reset_data, \ } =20 -static const struct auxiliary_device_id spacemit_reset_ids[] =3D { +static const struct auxiliary_device_id spacemit_k1_reset_ids[] =3D { K1_AUX_DEV_ID(mpmu), K1_AUX_DEV_ID(apbc), K1_AUX_DEV_ID(apmu), K1_AUX_DEV_ID(rcpu), K1_AUX_DEV_ID(rcpu2), K1_AUX_DEV_ID(apbc2), - { }, + { /* sentinel */ } }; -MODULE_DEVICE_TABLE(auxiliary, spacemit_reset_ids); +MODULE_DEVICE_TABLE(auxiliary, spacemit_k1_reset_ids); =20 static struct auxiliary_driver spacemit_k1_reset_driver =3D { .probe =3D spacemit_reset_probe, - .id_table =3D spacemit_reset_ids, + .id_table =3D spacemit_k1_reset_ids, }; module_auxiliary_driver(spacemit_k1_reset_driver); =20 +MODULE_IMPORT_NS("RESET_SPACEMIT"); MODULE_AUTHOR("Alex Elder "); -MODULE_DESCRIPTION("SpacemiT reset controller driver"); +MODULE_DESCRIPTION("SpacemiT K1 reset controller driver"); MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sun Feb 8 09:16:42 2026 Received: from mail-pf1-f182.google.com (mail-pf1-f182.google.com [209.85.210.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 68ED047CC61 for ; Thu, 8 Jan 2026 14:23:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767882204; cv=none; b=HwcJIokfBp6dLUkKW3DGusXQTAXUGuRkx+rjA/8V1FBjPPehKSneVAKAsN52nI+p+/NOdX2cZSfOOEW7O7bBa4+WOkghPOb0FLT/Z4FyqRhBqKE6pe2W5ybOub0+w6v9ftFhrNxxpd6UlJHNs0MSE4rR1p2BINBSVXmWhIEsPb8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767882204; c=relaxed/simple; bh=e40noEO5WQr0ff8bfrkJW5vubZ7CAdSbjtMZh48aNqs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XE9v5ZuG2ZeT9mCOazBKEj1ltU97pyczRu9heCwm4U4hAXOCR7Ktwyi5WJF5VpZ3+32+F5kWvCseE3NmWIJanJO7QWizmts3EjfzA4xCnAbqXrDnhefs1c4L/4FG5kGZWx1ptPeq+yUmk/PsRPspw73E69NdqGKzFJVntfa/sro= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=gO7xc9N5; arc=none smtp.client-ip=209.85.210.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="gO7xc9N5" Received: by mail-pf1-f182.google.com with SMTP id d2e1a72fcca58-803474aaa8bso1108665b3a.0 for ; Thu, 08 Jan 2026 06:23:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1767882201; x=1768487001; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=QRji71gC778s0h5mCDpFLkgb2pGi7zV9FlMRzC8US7Q=; b=gO7xc9N5s0vibfeVLbZwkzfsuBNBWuPhfA5JR4S5pgDj9Z+70ISzONICfpIAmkPo5d N/zEShj6MEIv64y1fDNjSaeeS5KyuNAUaMkgT8I/lTMs7DwOyAd+3Sic210OtuOmYSOH 2zsjzlmBRVb//1cbnTK9LP7XvD9hlzX4I1ws8Eo9S3WXXkePS2esgwMtpXxGTq83+paj BwEvz2EwYw3Dm5vb+LbhHkZ/jD+i7PjWRf6u7WYlQ0F1oZHVBiwGG/f/XY8mgavnYDha AuXMb3Id0h++54FfvHvcNGfTKlS9JuNudXv+rY2QU44SnX9VzgJi79T36oGjHcG78A/2 o/CQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767882201; x=1768487001; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=QRji71gC778s0h5mCDpFLkgb2pGi7zV9FlMRzC8US7Q=; b=hZsfeawCLAYcqPH/bFuKgg3dSiN1glQ57Nsp+DDj4JLFl70rymbXpaAU62FXEgVff+ KpF90vP6FsfPFl+7pY0zXWrJrwM//NR1z+EDwYA1AzhFVNnILDlgsfhyEVr9B85IcYFR I3Tf1yXbAXwSpnjcDVTx7+NbTJ81Sney232flJpCTcT3koCoybQ8e1J4KDFBN6AnP4n3 coN7692AKqxv7ChzYDKkP0TP0A3q/goihuDoiYBLZdOtzuUuPlinRsHdzZEXFDyWp8lS wPVDFDqfcUnhlLc3rgMaw6eipYLR3AP7F8U3VDHWMnKVWZjXXZODcp3oWZPx9pDlh2ub jGsg== X-Forwarded-Encrypted: i=1; AJvYcCXcxhzB7TdTV0eX1XTmJ48+rCcZmIIWH63z4Au7N4jXasNQxJlAF7P2XBqJEx/1bmVI5QJmM588EqVnMMk=@vger.kernel.org X-Gm-Message-State: AOJu0YwYv3MIilFfcU1sLV9FpZPAQuE+SR1KvTIlHJVPv6is2aM8vRz4 eyUfgF9dbUMkNWubnXaqF1bUSBXorqQq57W3OEzgVD5rqMiqjFQXM1n9vf88n0AB7POQYpuka63 mfz2sujeaE5F6 X-Gm-Gg: AY/fxX79jD1Up6w14liRzPL/kA4xxL1sLWeybMqjOz43gRTVinjZPrewfzmkqzZEoKc g786PKpl+BYzcxbWIjkC1D8ePnK4lK9xd4HGZ3gFPSyyXluqNYKC4shU7bZKUHBNr1meUOrkefS u6MI+Cg5Wry7xjGdePirjkSJZd//kC+lQqAPfKXL+dObgjIs/SZRoaWkEb0e9nGQG4ZgNZjPKnB FtkNBhAEi/249wNHZsGNNbZVzZhfCHyKPe1IUsEwrkpSyfmy/Nhi3XhtVeDqjftRC+Yu+mC50/z yRgUqTYlHU7OAYcCL/IxASDtMNqvuQbIvOHoFPmqsEVYdzVbTUDqmoudsgFD5GVLDimP8sYZ5Jk yalgIsB1LqR7zaaDUXoGLeA7NPL3WiOdZhAB+i4e02VZMN9XYoHnyYAC3Z0rtaczO7I/r7/bZkv 03GoxxsIOfvdWx3rzhirWubKiYBV/9bKA= X-Google-Smtp-Source: AGHT+IF27I9iPZJ4qZOT8G0/smT+gCNeNeXITvXQ6sA8sR0fpeuqGDs22NHDlTjbKx0cHccys2tdaA== X-Received: by 2002:a05:6a00:4a05:b0:7ab:2c18:34eb with SMTP id d2e1a72fcca58-81943ccbd8emr6803568b3a.12.1767882200506; Thu, 08 Jan 2026 06:23:20 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::40df]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-819c59e7c16sm7927906b3a.53.2026.01.08.06.23.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 06:23:20 -0800 (PST) From: Guodong Xu Date: Thu, 08 Jan 2026 22:22:17 +0800 Subject: [PATCH v2 4/4] reset: spacemit: Add SpacemiT K3 reset driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260108-k3-reset-v2-4-457df235efe9@riscstar.com> References: <20260108-k3-reset-v2-0-457df235efe9@riscstar.com> In-Reply-To: <20260108-k3-reset-v2-0-457df235efe9@riscstar.com> To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Haylen Chu Cc: Alex Elder , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.2 Add support for the SpacemiT K3 SoC reset controller. The K3 reset driver reuses the common reset controller code and provides K3-specific reset data for devices managed by the following units: - MPMU (Main Power Management Unit) - APBC (APB clock unit) - APMU (Application Subsystem Power Management Unit) - DCIU (DMA Control and Interface Unit) Signed-off-by: Guodong Xu Acked-by: Alex Elder --- v2: No change. --- drivers/reset/spacemit/Kconfig | 11 ++ drivers/reset/spacemit/Makefile | 1 + drivers/reset/spacemit/reset-spacemit-k3.c | 233 +++++++++++++++++++++++++= ++++ 3 files changed, 245 insertions(+) diff --git a/drivers/reset/spacemit/Kconfig b/drivers/reset/spacemit/Kconfig index 56a4858b30e136296e1f9c85b7b13ccee91fe7b4..545d6b41c6cafe00bb25120bd09= 36e6cf83713e9 100644 --- a/drivers/reset/spacemit/Kconfig +++ b/drivers/reset/spacemit/Kconfig @@ -22,4 +22,15 @@ config RESET_SPACEMIT_K1 unit (CCU) driver to provide reset control functionality for various peripherals and subsystems in the SoC. =20 +config RESET_SPACEMIT_K3 + tristate "Support for SpacemiT K3 SoC" + depends on SPACEMIT_K3_CCU + select RESET_SPACEMIT_COMMON + default SPACEMIT_K3_CCU + help + Support for reset controller in SpacemiT K3 SoC. + This driver works with the SpacemiT K3 clock controller + unit (CCU) driver to provide reset control functionality + for various peripherals and subsystems in the SoC. + endmenu diff --git a/drivers/reset/spacemit/Makefile b/drivers/reset/spacemit/Makef= ile index fecda9f211b24a54707b3f425b9325be1f2f7738..be2daa18315279943051c736861= 1344fdf16726b 100644 --- a/drivers/reset/spacemit/Makefile +++ b/drivers/reset/spacemit/Makefile @@ -2,4 +2,5 @@ obj-$(CONFIG_RESET_SPACEMIT_COMMON) +=3D reset-spacemit-common.o =20 obj-$(CONFIG_RESET_SPACEMIT_K1) +=3D reset-spacemit-k1.o +obj-$(CONFIG_RESET_SPACEMIT_K3) +=3D reset-spacemit-k3.o =20 diff --git a/drivers/reset/spacemit/reset-spacemit-k3.c b/drivers/reset/spa= cemit/reset-spacemit-k3.c new file mode 100644 index 0000000000000000000000000000000000000000..e9e32e4c1ba562dd72ccfdd5a52= 9f7f1e20222c5 --- /dev/null +++ b/drivers/reset/spacemit/reset-spacemit-k3.c @@ -0,0 +1,233 @@ +// SPDX-License-Identifier: GPL-2.0-only + +/* SpacemiT K3 reset controller driver */ + +#include + +#include +#include + +#include "reset-spacemit-common.h" + +static const struct ccu_reset_data k3_mpmu_resets[] =3D { + [RESET_MPMU_WDT] =3D RESET_DATA(MPMU_WDTPCR, BIT(2), 0), + [RESET_MPMU_RIPC] =3D RESET_DATA(MPMU_RIPCCR, BIT(2), 0), +}; + +static const struct ccu_reset_controller_data k3_mpmu_reset_data =3D { + .reset_data =3D k3_mpmu_resets, + .count =3D ARRAY_SIZE(k3_mpmu_resets), +}; + +static const struct ccu_reset_data k3_apbc_resets[] =3D { + [RESET_APBC_UART0] =3D RESET_DATA(APBC_UART0_CLK_RST, BIT(2), 0), + [RESET_APBC_UART2] =3D RESET_DATA(APBC_UART2_CLK_RST, BIT(2), 0), + [RESET_APBC_UART3] =3D RESET_DATA(APBC_UART3_CLK_RST, BIT(2), 0), + [RESET_APBC_UART4] =3D RESET_DATA(APBC_UART4_CLK_RST, BIT(2), 0), + [RESET_APBC_UART5] =3D RESET_DATA(APBC_UART5_CLK_RST, BIT(2), 0), + [RESET_APBC_UART6] =3D RESET_DATA(APBC_UART6_CLK_RST, BIT(2), 0), + [RESET_APBC_UART7] =3D RESET_DATA(APBC_UART7_CLK_RST, BIT(2), 0), + [RESET_APBC_UART8] =3D RESET_DATA(APBC_UART8_CLK_RST, BIT(2), 0), + [RESET_APBC_UART9] =3D RESET_DATA(APBC_UART9_CLK_RST, BIT(2), 0), + [RESET_APBC_UART10] =3D RESET_DATA(APBC_UART10_CLK_RST, BIT(2), 0), + [RESET_APBC_GPIO] =3D RESET_DATA(APBC_GPIO_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM0] =3D RESET_DATA(APBC_PWM0_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM1] =3D RESET_DATA(APBC_PWM1_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM2] =3D RESET_DATA(APBC_PWM2_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM3] =3D RESET_DATA(APBC_PWM3_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM4] =3D RESET_DATA(APBC_PWM4_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM5] =3D RESET_DATA(APBC_PWM5_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM6] =3D RESET_DATA(APBC_PWM6_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM7] =3D RESET_DATA(APBC_PWM7_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM8] =3D RESET_DATA(APBC_PWM8_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM9] =3D RESET_DATA(APBC_PWM9_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM10] =3D RESET_DATA(APBC_PWM10_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM11] =3D RESET_DATA(APBC_PWM11_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM12] =3D RESET_DATA(APBC_PWM12_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM13] =3D RESET_DATA(APBC_PWM13_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM14] =3D RESET_DATA(APBC_PWM14_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM15] =3D RESET_DATA(APBC_PWM15_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM16] =3D RESET_DATA(APBC_PWM16_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM17] =3D RESET_DATA(APBC_PWM17_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM18] =3D RESET_DATA(APBC_PWM18_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM19] =3D RESET_DATA(APBC_PWM19_CLK_RST, BIT(2), 0), + [RESET_APBC_SPI0] =3D RESET_DATA(APBC_SSP0_CLK_RST, BIT(2), 0), + [RESET_APBC_SPI1] =3D RESET_DATA(APBC_SSP1_CLK_RST, BIT(2), 0), + [RESET_APBC_SPI3] =3D RESET_DATA(APBC_SSP3_CLK_RST, BIT(2), 0), + [RESET_APBC_RTC] =3D RESET_DATA(APBC_RTC_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI0] =3D RESET_DATA(APBC_TWSI0_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI1] =3D RESET_DATA(APBC_TWSI1_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI2] =3D RESET_DATA(APBC_TWSI2_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI4] =3D RESET_DATA(APBC_TWSI4_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI5] =3D RESET_DATA(APBC_TWSI5_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI6] =3D RESET_DATA(APBC_TWSI6_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI8] =3D RESET_DATA(APBC_TWSI8_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS0] =3D RESET_DATA(APBC_TIMERS0_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS1] =3D RESET_DATA(APBC_TIMERS1_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS2] =3D RESET_DATA(APBC_TIMERS2_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS3] =3D RESET_DATA(APBC_TIMERS3_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS4] =3D RESET_DATA(APBC_TIMERS4_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS5] =3D RESET_DATA(APBC_TIMERS5_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS6] =3D RESET_DATA(APBC_TIMERS6_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS7] =3D RESET_DATA(APBC_TIMERS7_CLK_RST, BIT(2), 0), + [RESET_APBC_AIB] =3D RESET_DATA(APBC_AIB_CLK_RST, BIT(2), 0), + [RESET_APBC_ONEWIRE] =3D RESET_DATA(APBC_ONEWIRE_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S0] =3D RESET_DATA(APBC_SSPA0_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S1] =3D RESET_DATA(APBC_SSPA1_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S2] =3D RESET_DATA(APBC_SSPA2_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S3] =3D RESET_DATA(APBC_SSPA3_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S4] =3D RESET_DATA(APBC_SSPA4_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S5] =3D RESET_DATA(APBC_SSPA5_CLK_RST, BIT(2), 0), + [RESET_APBC_DRO] =3D RESET_DATA(APBC_DRO_CLK_RST, BIT(2), 0), + [RESET_APBC_IR0] =3D RESET_DATA(APBC_IR0_CLK_RST, BIT(2), 0), + [RESET_APBC_IR1] =3D RESET_DATA(APBC_IR1_CLK_RST, BIT(2), 0), + [RESET_APBC_TSEN] =3D RESET_DATA(APBC_TSEN_CLK_RST, BIT(2), 0), + [RESET_IPC_AP2AUD] =3D RESET_DATA(APBC_IPC_AP2AUD_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN0] =3D RESET_DATA(APBC_CAN0_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN1] =3D RESET_DATA(APBC_CAN1_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN2] =3D RESET_DATA(APBC_CAN2_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN3] =3D RESET_DATA(APBC_CAN3_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN4] =3D RESET_DATA(APBC_CAN4_CLK_RST, BIT(2), 0), +}; + +static const struct ccu_reset_controller_data k3_apbc_reset_data =3D { + .reset_data =3D k3_apbc_resets, + .count =3D ARRAY_SIZE(k3_apbc_resets), +}; + +static const struct ccu_reset_data k3_apmu_resets[] =3D { + [RESET_APMU_CSI] =3D RESET_DATA(APMU_CSI_CCIC2_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_CCIC2PHY] =3D RESET_DATA(APMU_CSI_CCIC2_CLK_RES_CTRL, 0, BIT(= 2)), + [RESET_APMU_CCIC3PHY] =3D RESET_DATA(APMU_CSI_CCIC2_CLK_RES_CTRL, 0, BIT(= 29)), + [RESET_APMU_ISP_CIBUS] =3D RESET_DATA(APMU_ISP_CLK_RES_CTRL, 0, BIT(16)), + [RESET_APMU_DSI_ESC] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL1, 0, BIT(3)), + [RESET_APMU_LCD] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL1, 0, BIT(4)), + [RESET_APMU_V2D] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL1, 0, BIT(27)), + [RESET_APMU_LCD_MCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL2, 0, BIT(9)), + [RESET_APMU_LCD_DSCCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL2, 0, BIT(15)= ), + [RESET_APMU_SC2_HCLK] =3D RESET_DATA(APMU_CCIC_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_CCIC_4X] =3D RESET_DATA(APMU_CCIC_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_CCIC1_PHY] =3D RESET_DATA(APMU_CCIC_CLK_RES_CTRL, 0, BIT(2)), + [RESET_APMU_SDH_AXI] =3D RESET_DATA(APMU_SDH0_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_SDH0] =3D RESET_DATA(APMU_SDH0_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_SDH1] =3D RESET_DATA(APMU_SDH1_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_SDH2] =3D RESET_DATA(APMU_SDH2_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_USB2] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(1)|BIT(2)|BIT(3)), + [RESET_APMU_USB3_PORTA] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(5)|BIT(6)|BIT(7)), + [RESET_APMU_USB3_PORTB] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(9)|BIT(10)|BIT(11)), + [RESET_APMU_USB3_PORTC] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(13)|BIT(14)|BIT(15)), + [RESET_APMU_USB3_PORTD] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(17)|BIT(18)|BIT(19)), + [RESET_APMU_QSPI] =3D RESET_DATA(APMU_QSPI_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_QSPI_BUS] =3D RESET_DATA(APMU_QSPI_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_DMA] =3D RESET_DATA(APMU_DMA_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_AES_WTM] =3D RESET_DATA(APMU_AES_CLK_RES_CTRL, 0, BIT(4)), + [RESET_APMU_MCB_DCLK] =3D RESET_DATA(APMU_MCB_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_MCB_ACLK] =3D RESET_DATA(APMU_MCB_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_VPU] =3D RESET_DATA(APMU_VPU_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_DTC] =3D RESET_DATA(APMU_DTC_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_GPU] =3D RESET_DATA(APMU_GPU_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_MC] =3D RESET_DATA(APMU_PMUA_MC_CTRL, 0, BIT(0)), + [RESET_APMU_CPU0_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(0), 0), + [RESET_APMU_CPU0_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(1), 0), + [RESET_APMU_CPU1_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(3), 0), + [RESET_APMU_CPU1_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(4), 0), + [RESET_APMU_CPU2_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(6), 0), + [RESET_APMU_CPU2_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(7), 0), + [RESET_APMU_CPU3_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(9), 0), + [RESET_APMU_CPU3_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(10), 0), + [RESET_APMU_C0_MPSUB_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(12), 0), + [RESET_APMU_CPU4_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(16), 0), + [RESET_APMU_CPU4_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(17), 0), + [RESET_APMU_CPU5_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(19), 0), + [RESET_APMU_CPU5_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(20), 0), + [RESET_APMU_CPU6_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(22), 0), + [RESET_APMU_CPU6_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(23), 0), + [RESET_APMU_CPU7_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(25), 0), + [RESET_APMU_CPU7_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(26), 0), + [RESET_APMU_C1_MPSUB_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(28), 0), + [RESET_APMU_MPSUB_DBG] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(29), 0), + [RESET_APMU_UCIE] =3D RESET_DATA(APMU_UCIE_CTRL, + BIT(1) | BIT(2) | BIT(3), 0), + [RESET_APMU_RCPU] =3D RESET_DATA(APMU_RCPU_CLK_RES_CTRL, 0, + BIT(3) | BIT(2) | BIT(0)), + [RESET_APMU_DSI4LN2_ESCCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL3, 0, BIT= (3)), + [RESET_APMU_DSI4LN2_LCD_SW] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL3, 0, BIT= (4)), + [RESET_APMU_DSI4LN2_LCD_MCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL4, 0, B= IT(9)), + [RESET_APMU_DSI4LN2_LCD_DSCCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL4, 0,= BIT(15)), + [RESET_APMU_DSI4LN2_DPU_ACLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL5, 0, B= IT(0)), + [RESET_APMU_DPU_ACLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL5, 0, BIT(15)), + [RESET_APMU_UFS_ACLK] =3D RESET_DATA(APMU_UFS_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_EDP0] =3D RESET_DATA(APMU_LCD_EDP_CTRL, 0, BIT(0)), + [RESET_APMU_EDP1] =3D RESET_DATA(APMU_LCD_EDP_CTRL, 0, BIT(16)), + [RESET_APMU_PCIE_PORTA] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_A, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_PCIE_PORTB] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_B, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_PCIE_PORTC] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_C, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_PCIE_PORTD] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_D, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_PCIE_PORTE] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_E, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_EMAC0] =3D RESET_DATA(APMU_EMAC0_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_EMAC1] =3D RESET_DATA(APMU_EMAC1_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_EMAC2] =3D RESET_DATA(APMU_EMAC2_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_ESPI_MCLK] =3D RESET_DATA(APMU_ESPI_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_ESPI_SCLK] =3D RESET_DATA(APMU_ESPI_CLK_RES_CTRL, 0, BIT(2)), +}; + +static const struct ccu_reset_controller_data k3_apmu_reset_data =3D { + .reset_data =3D k3_apmu_resets, + .count =3D ARRAY_SIZE(k3_apmu_resets), +}; + +static const struct ccu_reset_data k3_dciu_resets[] =3D { + [RESET_DCIU_HDMA] =3D RESET_DATA(DCIU_DMASYS_RSTN, 0, BIT(0)), + [RESET_DCIU_DMA350] =3D RESET_DATA(DCIU_DMASYS_SDMA_RSTN, 0, BIT(0)), + [RESET_DCIU_DMA350_0] =3D RESET_DATA(DCIU_DMASYS_S0_RSTN, 0, BIT(0)), + [RESET_DCIU_DMA350_1] =3D RESET_DATA(DCIU_DMASYS_S1_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA0] =3D RESET_DATA(DCIU_DMASYS_A0_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA1] =3D RESET_DATA(DCIU_DMASYS_A1_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA2] =3D RESET_DATA(DCIU_DMASYS_A2_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA3] =3D RESET_DATA(DCIU_DMASYS_A3_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA4] =3D RESET_DATA(DCIU_DMASYS_A4_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA5] =3D RESET_DATA(DCIU_DMASYS_A5_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA6] =3D RESET_DATA(DCIU_DMASYS_A6_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA7] =3D RESET_DATA(DCIU_DMASYS_A7_RSTN, 0, BIT(0)), +}; + +static const struct ccu_reset_controller_data k3_dciu_reset_data =3D { + .reset_data =3D k3_dciu_resets, + .count =3D ARRAY_SIZE(k3_dciu_resets), +}; + +#define K3_AUX_DEV_ID(_unit) \ + { \ + .name =3D "spacemit_ccu.k3-" #_unit "-reset", \ + .driver_data =3D (kernel_ulong_t)&k3_ ## _unit ## _reset_data, \ + } + +static const struct auxiliary_device_id spacemit_k3_reset_ids[] =3D { + K3_AUX_DEV_ID(mpmu), + K3_AUX_DEV_ID(apbc), + K3_AUX_DEV_ID(apmu), + K3_AUX_DEV_ID(dciu), + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(auxiliary, spacemit_k3_reset_ids); + +static struct auxiliary_driver spacemit_k3_reset_driver =3D { + .probe =3D spacemit_reset_probe, + .id_table =3D spacemit_k3_reset_ids, +}; +module_auxiliary_driver(spacemit_k3_reset_driver); + +MODULE_IMPORT_NS("RESET_SPACEMIT"); +MODULE_AUTHOR("Guodong Xu "); +MODULE_DESCRIPTION("SpacemiT K3 reset controller driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0