From nobody Sun Feb 8 16:49:45 2026 Received: from mail-pf1-f194.google.com (mail-pf1-f194.google.com [209.85.210.194]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A467F46620A for ; Thu, 8 Jan 2026 12:27:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.194 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767875261; cv=none; b=Ct/DRB3X8uA2bO3wl57RhWqulX1zeBW1EsDaTADZCy+SRB6hlQvMAcos8UdiLAVp96fEHaQ80iWW7FL0/ABILEdcrheXUXsr5kQYOu4I2KyE+fnP4ElzGwwsk/q0FeKEGzwgA/dPPj+eCaUTY0bpqi8zOuArKy3GAVtajOrlc1g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767875261; c=relaxed/simple; bh=bv9dzoM+qQXP0CaPNIJAe0gHl9Bs1Sb05T0zGPjfK/0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bw+OhnPUqDJy0aelBy2Ko7sPIEKAdZ6lfWDCY6+kVLCb/yQyxd83gSvTGzByiHK3xdjCpx95akoyM7VJjiv6/KtDXRn370qZp6Ct248/f+c2Yp1JpD1QqKTCx201kJlHl5922J7kh6jjOZdnMlnCROTpgUQw1paOf+Sw+yTD9nU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=u5CAiVRa; arc=none smtp.client-ip=209.85.210.194 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="u5CAiVRa" Received: by mail-pf1-f194.google.com with SMTP id d2e1a72fcca58-7a9c64dfa8aso2001360b3a.3 for ; Thu, 08 Jan 2026 04:27:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1767875259; x=1768480059; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=FSlCL63bjlWI7Lu3zwai0kdDlIJMrGyFIXeM2/6yxPg=; b=u5CAiVRau9oiXaKliRSTVDdoifngezTNqIFhNdz8ujuOmKCFsCzKQu6s0hJMyaBiwS reiRU7wrIMoF4zTCdlwyrw0xaV1RU77EYzh31z09Mus2Vc1PLuEZP2GWIbl14HeJpuuJ kkCcwOoTCRpZe6WDfOBUZNh14S2k199yciH8Il2/jNOmJu0wNRep66RwzDvqhjD11TFS v1SM6X2FIvBT310zs5EOEOlbCnjsRq2CNrXLAtWaJfFuTPBtOVKbdjedMvIDky0u9rUV SD/z7m5bV0ALb+ekMuOEeL0nVQc1FB5RlmYhhV9RrS5nuD9PowHHe3dg5hCJfz88lrOq nXXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767875259; x=1768480059; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=FSlCL63bjlWI7Lu3zwai0kdDlIJMrGyFIXeM2/6yxPg=; b=pZ8nEafm4CgMvQ2XByA9X9uO4lfZx+rETeN/7RAR7/4tf8oRLkRz/1aYSRoXULq/n7 Kc/mTyV6gyoLohidwV0I2ZAu4o6n1TWJXWbv5B0pCEwWbe2bLus5RoxktlH1Eg2VnwFF WUKDbM/fgDoH7JhvfNo64fJjeHwavLmClvaCi8HPMR2R4uSk1bQ1q/8iWuAHOm9P8CHd Yfh2MNkbKUeAaCdpgNsroBaR39YiMwQI2CU2AaynAZf3BmyjsNvnaF1ucS/ALKnnu1Ho lPl9NTq6TCyhc9nxFrOtX+xNQkBwF1lqhIR8lrhADydF5SiEHH6W7qYaejhd4l38QBpy u1Fw== X-Forwarded-Encrypted: i=1; AJvYcCU/IPU7wo9Cn0cq+IA/COb5EU4wrbSG684S/Xe9cYMAbG+FSuon9VRWAZOm8UoojW6uLcXglKcGceUiAEQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yx66mVGXovoMp4Nz3XxEjjVqMbgGgTATU/HVRuQBYeMxkGqxUyq 2xS+gGzGsmUBEPNkb9l1HLcS9Rfa1nXws8PbIRq9SwNb1iYAXYLZsJ4Nl9pIzfDe9EM= X-Gm-Gg: AY/fxX6ytrdtMazp/n9bJd52uDyA55SKms1yDqW9g14yJhSO892Z73l77XpWc8Rfzhg +z9z2qHmYOWlohU7PWG424ute27EIiZpm6+mw7hqoTK3Lw8PQTd9gEK+8uHeJ28PUXgDEbC52Yg jnRndZgADia2l5GBJ/q64ahfxshVfKJ/qBX8knPYV3WCOZ3OH/czzsUsU2jzgxd66PhBwIseDx3 0aHQJ6xQ33+UTvNnPDE8NJxjq5S5HU1N35wWml7wDT2CB/AB+hOZ6RCb3XdikHhbXaycSSQXzX9 IHQBs+BV4mz+Vbj/H76toaEclRB9dnSzqmSWrXqrde30RcEyS6hnDZQW539hp9w257gYsId4dEf BpN2FWwGNCSfShUlMq4ov2gkwcsz5XhxsNMaXlJIVwMcPkwr40+9gVRdgI2tQi/9uSPY7G+3MC4 RVdEt0BCdlYYiTlV+kEuo5Eg2xSaVVtYif46lRbvIsow== X-Google-Smtp-Source: AGHT+IFkYm2SREYy+7WJ7uAuLhJAJVWSuC3ES+DlILkoTqpUr0EQ9J4ASyAuPfOv5z6+UGv+JulmOw== X-Received: by 2002:a05:6a20:3ca1:b0:366:58cc:b74b with SMTP id adf61e73a8af0-3898f91d2c1mr6221633637.21.1767875258815; Thu, 08 Jan 2026 04:27:38 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::40df]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-819bafe991dsm7656401b3a.16.2026.01.08.04.27.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 04:27:38 -0800 (PST) From: Guodong Xu Date: Thu, 08 Jan 2026 20:25:59 +0800 Subject: [PATCH v3 08/11] dt-bindings: riscv: Add Ssccptr, Sscounterenw, Sstvala, Sstvecd, Ssu64xl Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260108-k3-basic-dt-v3-8-ed99eb4c3ad3@riscstar.com> References: <20260108-k3-basic-dt-v3-0-ed99eb4c3ad3@riscstar.com> In-Reply-To: <20260108-k3-basic-dt-v3-0-ed99eb4c3ad3@riscstar.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Yixun Lan , Daniel Lezcano , Thomas Gleixner , Samuel Holland , Anup Patel , Greg Kroah-Hartman , Jiri Slaby , Lubomir Rintel , Yangyu Chen Cc: Paul Walmsley , Conor Dooley , Heinrich Schuchardt , Kevin Meng Zhang , Anup Patel , Andrew Jones , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, spacemit@lists.linux.dev, linux-serial@vger.kernel.org, Guodong Xu X-Mailer: b4 0.14.2 Add descriptions for five new extensions: Ssccptr, Sscounterenw, Sstvala, Sstvecd, and Ssu64xl. These extensions are ratified in RISC-V Profiles Version 1.0 (commit b1d806605f87 "Updated to ratified state."). They are introduced as new extension names for existing features and regulate implementation details for RISC-V Profile compliance. According to RISC-V Profiles Version 1.0 and RVA23 Profiles Version 1.0, their requirement status are: - Ssccptr: Mandatory in RVA20S64, RVA22S64, RVA23S64 - Sscounterenw: Mandatory in RVA22S64, RVA23S64 - Sstvala: Mandatory in RVA20S64, RVA22S64, RVA23S64 - Sstvecd: Mandatory in RVA20S64, RVA22S64, RVA23S64 - Ssu64xl: Optional in RVA20S64, RVA22S64; Mandatory in RVA23S64 Signed-off-by: Guodong Xu --- v3: No change. v2: New patch. --- .../devicetree/bindings/riscv/extensions.yaml | 32 ++++++++++++++++++= ++++ 1 file changed, 32 insertions(+) diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Docu= mentation/devicetree/bindings/riscv/extensions.yaml index ee2cdd3856b91a5bbf486e8a2da0986269e82a2b..78b75ab0a473b60508f72fc30d4= 809a797a2c40a 100644 --- a/Documentation/devicetree/bindings/riscv/extensions.yaml +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml @@ -160,12 +160,26 @@ properties: behavioural changes to interrupts as frozen at commit ccbddab ("Merge pull request #42 from riscv/jhauser-2023-RC4") of risc= v-aia. =20 + - const: ssccptr + description: | + The standard Ssccptr extension for main memory (cacheability a= nd + coherence) hardware page-table reads, as ratified in RISC-V + Profiles Version 1.0, with commit b1d806605f87 ("Updated to + ratified state.") + - const: sscofpmf description: | The standard Sscofpmf supervisor-level extension for count ove= rflow and mode-based filtering as ratified at commit 01d1df0 ("Add a= bility to manually trigger workflow. (#2)") of riscv-count-overflow. =20 + - const: sscounterenw + description: | + The standard Sscounterenw extension for support writable enabl= es + in scounteren for any supported counter, as ratified in RISC-V + Profiles Version 1.0, with commit b1d806605f87 ("Updated to + ratified state.") + - const: ssnpm description: | The standard Ssnpm extension for next-mode pointer masking as @@ -178,6 +192,24 @@ properties: ratified at commit 3f9ed34 ("Add ability to manually trigger workflow. (#2)") of riscv-time-compare. =20 + - const: sstvala + description: | + The standard Sstvala extension for stval provides all needed v= alues + as ratified in RISC-V Profiles Version 1.0, with commit b1d806= 605f87 + ("Updated to ratified state.") + + - const: sstvecd + description: | + The standard Sstvecd extension for stvec supports Direct mode = as + ratified in RISC-V Profiles Version 1.0, with commit b1d806605= f87 + ("Updated to ratified state.") + + - const: ssu64xl + description: | + The standard Ssu64xl extension for UXLEN=3D64 must be supporte= d, as + ratified in RISC-V Profiles Version 1.0, with commit b1d806605= f87 + ("Updated to ratified state.") + - const: svade description: | The standard Svade supervisor-level extension for SW-managed P= TE A/D --=20 2.43.0