From nobody Sun Feb 8 13:09:42 2026 Received: from mail-pf1-f176.google.com (mail-pf1-f176.google.com [209.85.210.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 858F8472D8B for ; Thu, 8 Jan 2026 12:28:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767875286; cv=none; b=l/EZXHL1aUh3zJ4YI93qanIEFXqcebjQmX0wxaM51h6FVHMeJYDpqv4jWyG1K7MH7hRrb0VMIygq0a9KWgP/b6jPBtttojMdnmYLJJNkN/cRQU6/3OkM3LYc45aMrC1gDJMxaIP+IVEGaLGHQKPDwPiefLiKgj3Ngd446hOQnB8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767875286; c=relaxed/simple; bh=WvHkuFps5MTowhcdYFHMWXHNfbPZxAybBkUvVGVSICM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fpmVS8PYGKlvHy2dVgrOlFbXn1RWLpSv/o1jBmcZGJifPcZPa0d0P+0CcRzlYz5ncHaDmOhRr1mRbgE13PeckxV+X6tsHxsgXKYF2fOAQQXer6xve1MN62ndM8VJ96FdsDyW17L5UK3niJWOLWPBpQ8vqZHwDmaXwgVwJfHx2iU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=CvMLCife; arc=none smtp.client-ip=209.85.210.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="CvMLCife" Received: by mail-pf1-f176.google.com with SMTP id d2e1a72fcca58-803474aaa8bso1049496b3a.0 for ; Thu, 08 Jan 2026 04:28:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1767875284; x=1768480084; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2RjZIFe2UzhV6iw2gmCrORVc77t6PnohnqkV4qGM4WY=; b=CvMLCifeqHuylminQt50UM4xqmEuFt9Sv/mihNl+7Z6LNel/5oXlR8nPGHcY0KTGy5 GrpjhF/KGhuq+SzwE2egzK3fNKdHWCwmpAmE40kHJzZaXpfMg5NRYt+rf+Cq6EqxZkJT 96CBPOGM1fsEGTm5SrVP/ocgSfRRfcmHFDGZSI3QrSsqgQo2H/CrFOIYJIc0kUUrdJGb OUwsiArXdkRHyHTjSY+6vlMQ5Jkf2FrznR7GVTK3E8He9B25fPkaCE6wSgBUfk7z2Yms 3nqTeZQOLiM9sl5dqmik7PELPSkys7OLIP45SuJSVw/S6RB0zyFqZe+Ob62qt9T6YHwp eTeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767875284; x=1768480084; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=2RjZIFe2UzhV6iw2gmCrORVc77t6PnohnqkV4qGM4WY=; b=KUeF/JnNOdWkV4Jmy1d87KzfpEqbk8Zeg7RZLYFWZ7dR0jVmu3bsEiWxgbDEKx8UVF fIRRKCKaXiuRoVrnUeHrRxmBhCWgsIiMuJcW9zK1IKMh6EEaT41h+xrnl+5lEwUtyXqk j4Rt+c+WQMIfVnfARXkvotDc/J+6cNEG7sW/Dy+FERy89mlUHDRCPz5N/E+7R4NIopGp /8ZPgavf1DApm2gotyLVh4Cjz/YaJl5LUv3L1Bhhceb+pdNg59CvR0hm88AaQYZbEKYH mQZ2Dw2fmS+75No/9xtC8Jan0uzBc8dMoPc80EIo90Ri5YNonMuKX88TCLXapaLsL4TW i8qA== X-Forwarded-Encrypted: i=1; AJvYcCVCJdz/L2mUgFUyCPsqJ34Mlggtv4ZhveQfRIyOSD7at3g2O6gX3XLTQbJU07KMauUSE5i9ffY/VIEXkOk=@vger.kernel.org X-Gm-Message-State: AOJu0YzUoZ8JyivrsZYbwxXe9CjTvreJlhOyDaUTGa4EVeJN6zSRBLoz WMiutyeez6KPBjmCzONJShevRUkp8S67Z3WTxa5Opis43txDmcsEUiec8URi3R7KJqA= X-Gm-Gg: AY/fxX6M8iiNPPnch+PtVNRbM3Sue6IOiznjxN0Ne+MFGc2kZDea/jPisii+8N8DXQC WPlV2UsBeYANCJTNUxA/idyvq7WzT5FF6C+Nn4hcKK+kiGbJAnR2Hh1y/MH9yU1AkoO6hft30Nt cjLjH5Cbqf7KcH5Ds9ZZWFXCVbQkkp7DFqM8znCl66PJEixu8CNn46g6ydGDPgFEp4I/o18oLZd KyoKP5WsMFb7sWfs4KqMapmKK7E01SGKsFsxe01n+MQgP7rte6ss4SrDH+ojSMfdpGOsP4NL4iL 4jKkGkMLqEfoGcOYznkzbUByeY9SPhT5wv1ew7qMIGSQ3/oQLW0WARUQTpInyKU22CfC/V7cmQ8 6Ji8lnKJw1t50P/l9Yw+9/9il+GnfCSp3I6QEtKe7TYtL/xn8QmQ/S29C1cHZit2y9EL6EQFrMV RYzrH9rl7qhXCl97d29JWEayJKlCOHT1w= X-Google-Smtp-Source: AGHT+IEDH148h03h+JKPMlGuiMdLg304yEyTB6ERt/P3nHzYE+eMX9KSboI6vzTfXJMbo1QzBwTWPg== X-Received: by 2002:a05:6a00:6101:b0:7e8:3fcb:9b07 with SMTP id d2e1a72fcca58-8194eaf7e8fmr5977772b3a.29.1767875283599; Thu, 08 Jan 2026 04:28:03 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::40df]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-819bafe991dsm7656401b3a.16.2026.01.08.04.27.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Jan 2026 04:28:03 -0800 (PST) From: Guodong Xu Date: Thu, 08 Jan 2026 20:26:01 +0800 Subject: [PATCH v3 10/11] riscv: dts: spacemit: add initial device tree of SpacemiT K3 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260108-k3-basic-dt-v3-10-ed99eb4c3ad3@riscstar.com> References: <20260108-k3-basic-dt-v3-0-ed99eb4c3ad3@riscstar.com> In-Reply-To: <20260108-k3-basic-dt-v3-0-ed99eb4c3ad3@riscstar.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Yixun Lan , Daniel Lezcano , Thomas Gleixner , Samuel Holland , Anup Patel , Greg Kroah-Hartman , Jiri Slaby , Lubomir Rintel , Yangyu Chen Cc: Paul Walmsley , Conor Dooley , Heinrich Schuchardt , Kevin Meng Zhang , Anup Patel , Andrew Jones , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, spacemit@lists.linux.dev, linux-serial@vger.kernel.org, Guodong Xu X-Mailer: b4 0.14.2 SpacemiT K3 is equipped with 8 X100 cores, which are RVA23 compliant. Add nodes of uarts, timer and interrupt-controllers. Signed-off-by: Guodong Xu --- v3: Remove "supm" from the riscv,isa-extensions list. v2: Remove aliases from k3.dtsi, they should be in board DTS. Updated riscv,isa-extensions with new extensions from the extensions.ya= ml --- arch/riscv/boot/dts/spacemit/k3.dtsi | 548 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 548 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k3.dtsi b/arch/riscv/boot/dts/spa= cemit/k3.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..be9335fba32cb9e81915b2b91cf= 08c55a5e96809 --- /dev/null +++ b/arch/riscv/boot/dts/spacemit/k3.dtsi @@ -0,0 +1,548 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (c) 2025 SpacemiT (Hangzhou) Technology Co. Ltd + * Copyright (c) 2025 Guodong Xu + */ + +#include + +/dts-v1/; + +/ { + #address-cells =3D <2>; + #size-cells =3D <2>; + model =3D "SpacemiT K3"; + compatible =3D "spacemit,k3"; + + cpus: cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + timebase-frequency =3D <24000000>; + + cpu_0: cpu@0 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <0>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "h", + "sha", "shcounterenw", "shgatpa", "shtvala", + "shvsatpa", "shvstvala", "shvstvecd", "smaia", + "smstateen", "ssaia", "ssccptr", "sscofpmf", + "sscounterenw", "ssnpm", "ssstateen", "sstc", + "sstvala", "sstvecd", "ssu64xl", "svade", + "svinval", "svnapot", "svpbmt", "za64rs", + "zawrs", "zba", "zbb", "zbc", "zbs", "zca", + "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "ziccamoa", "ziccif", "zicclsm", "zicntr", + "zicond", "zicsr", "zifencei", "zihintntl", + "zihintpause", "zihpm", "zimop", "zkt", "zvbb", + "zvbc", "zvfbfmin", "zvfbfwma", "zvfh", + "zvfhmin", "zvkb", "zvkg", "zvkn", "zvknc", + "zvkned", "zvkng", "zvknha", "zvknhb", "zvks", + "zvksc", "zvksed", "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache0>; + mmu-type =3D "riscv,sv39"; + + cpu0_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_1: cpu@1 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <1>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "h", + "sha", "shcounterenw", "shgatpa", "shtvala", + "shvsatpa", "shvstvala", "shvstvecd", "smaia", + "smstateen", "ssaia", "ssccptr", "sscofpmf", + "sscounterenw", "ssnpm", "ssstateen", "sstc", + "sstvala", "sstvecd", "ssu64xl", "svade", + "svinval", "svnapot", "svpbmt", "za64rs", + "zawrs", "zba", "zbb", "zbc", "zbs", "zca", + "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "ziccamoa", "ziccif", "zicclsm", "zicntr", + "zicond", "zicsr", "zifencei", "zihintntl", + "zihintpause", "zihpm", "zimop", "zkt", "zvbb", + "zvbc", "zvfbfmin", "zvfbfwma", "zvfh", + "zvfhmin", "zvkb", "zvkg", "zvkn", "zvknc", + "zvkned", "zvkng", "zvknha", "zvknhb", "zvks", + "zvksc", "zvksed", "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache0>; + mmu-type =3D "riscv,sv39"; + + cpu1_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_2: cpu@2 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <2>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "h", + "sha", "shcounterenw", "shgatpa", "shtvala", + "shvsatpa", "shvstvala", "shvstvecd", "smaia", + "smstateen", "ssaia", "ssccptr", "sscofpmf", + "sscounterenw", "ssnpm", "ssstateen", "sstc", + "sstvala", "sstvecd", "ssu64xl", "svade", + "svinval", "svnapot", "svpbmt", "za64rs", + "zawrs", "zba", "zbb", "zbc", "zbs", "zca", + "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "ziccamoa", "ziccif", "zicclsm", "zicntr", + "zicond", "zicsr", "zifencei", "zihintntl", + "zihintpause", "zihpm", "zimop", "zkt", "zvbb", + "zvbc", "zvfbfmin", "zvfbfwma", "zvfh", + "zvfhmin", "zvkb", "zvkg", "zvkn", "zvknc", + "zvkned", "zvkng", "zvknha", "zvknhb", "zvks", + "zvksc", "zvksed", "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache0>; + mmu-type =3D "riscv,sv39"; + + cpu2_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_3: cpu@3 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <3>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "h", + "sha", "shcounterenw", "shgatpa", "shtvala", + "shvsatpa", "shvstvala", "shvstvecd", "smaia", + "smstateen", "ssaia", "ssccptr", "sscofpmf", + "sscounterenw", "ssnpm", "ssstateen", "sstc", + "sstvala", "sstvecd", "ssu64xl", "svade", + "svinval", "svnapot", "svpbmt", "za64rs", + "zawrs", "zba", "zbb", "zbc", "zbs", "zca", + "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "ziccamoa", "ziccif", "zicclsm", "zicntr", + "zicond", "zicsr", "zifencei", "zihintntl", + "zihintpause", "zihpm", "zimop", "zkt", "zvbb", + "zvbc", "zvfbfmin", "zvfbfwma", "zvfh", + "zvfhmin", "zvkb", "zvkg", "zvkn", "zvknc", + "zvkned", "zvkng", "zvknha", "zvknhb", "zvks", + "zvksc", "zvksed", "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache0>; + mmu-type =3D "riscv,sv39"; + + cpu3_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_4: cpu@4 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <4>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "h", + "sha", "shcounterenw", "shgatpa", "shtvala", + "shvsatpa", "shvstvala", "shvstvecd", "smaia", + "smstateen", "ssaia", "ssccptr", "sscofpmf", + "sscounterenw", "ssnpm", "ssstateen", "sstc", + "sstvala", "sstvecd", "ssu64xl", "svade", + "svinval", "svnapot", "svpbmt", "za64rs", + "zawrs", "zba", "zbb", "zbc", "zbs", "zca", + "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "ziccamoa", "ziccif", "zicclsm", "zicntr", + "zicond", "zicsr", "zifencei", "zihintntl", + "zihintpause", "zihpm", "zimop", "zkt", "zvbb", + "zvbc", "zvfbfmin", "zvfbfwma", "zvfh", + "zvfhmin", "zvkb", "zvkg", "zvkn", "zvknc", + "zvkned", "zvkng", "zvknha", "zvknhb", "zvks", + "zvksc", "zvksed", "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache1>; + mmu-type =3D "riscv,sv39"; + + cpu4_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_5: cpu@5 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <5>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "h", + "sha", "shcounterenw", "shgatpa", "shtvala", + "shvsatpa", "shvstvala", "shvstvecd", "smaia", + "smstateen", "ssaia", "ssccptr", "sscofpmf", + "sscounterenw", "ssnpm", "ssstateen", "sstc", + "sstvala", "sstvecd", "ssu64xl", "svade", + "svinval", "svnapot", "svpbmt", "za64rs", + "zawrs", "zba", "zbb", "zbc", "zbs", "zca", + "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "ziccamoa", "ziccif", "zicclsm", "zicntr", + "zicond", "zicsr", "zifencei", "zihintntl", + "zihintpause", "zihpm", "zimop", "zkt", "zvbb", + "zvbc", "zvfbfmin", "zvfbfwma", "zvfh", + "zvfhmin", "zvkb", "zvkg", "zvkn", "zvknc", + "zvkned", "zvkng", "zvknha", "zvknhb", "zvks", + "zvksc", "zvksed", "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache1>; + mmu-type =3D "riscv,sv39"; + + cpu5_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_6: cpu@6 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <6>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "h", + "sha", "shcounterenw", "shgatpa", "shtvala", + "shvsatpa", "shvstvala", "shvstvecd", "smaia", + "smstateen", "ssaia", "ssccptr", "sscofpmf", + "sscounterenw", "ssnpm", "ssstateen", "sstc", + "sstvala", "sstvecd", "ssu64xl", "svade", + "svinval", "svnapot", "svpbmt", "za64rs", + "zawrs", "zba", "zbb", "zbc", "zbs", "zca", + "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "ziccamoa", "ziccif", "zicclsm", "zicntr", + "zicond", "zicsr", "zifencei", "zihintntl", + "zihintpause", "zihpm", "zimop", "zkt", "zvbb", + "zvbc", "zvfbfmin", "zvfbfwma", "zvfh", + "zvfhmin", "zvkb", "zvkg", "zvkn", "zvknc", + "zvkned", "zvkng", "zvknha", "zvknhb", "zvks", + "zvksc", "zvksed", "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache1>; + mmu-type =3D "riscv,sv39"; + + cpu6_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_7: cpu@7 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <7>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "b", "v", "h", + "sha", "shcounterenw", "shgatpa", "shtvala", + "shvsatpa", "shvstvala", "shvstvecd", "smaia", + "smstateen", "ssaia", "ssccptr", "sscofpmf", + "sscounterenw", "ssnpm", "ssstateen", "sstc", + "sstvala", "sstvecd", "ssu64xl", "svade", + "svinval", "svnapot", "svpbmt", "za64rs", + "zawrs", "zba", "zbb", "zbc", "zbs", "zca", + "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "ziccamoa", "ziccif", "zicclsm", "zicntr", + "zicond", "zicsr", "zifencei", "zihintntl", + "zihintpause", "zihpm", "zimop", "zkt", "zvbb", + "zvbc", "zvfbfmin", "zvfbfwma", "zvfh", + "zvfhmin", "zvkb", "zvkg", "zvkn", "zvknc", + "zvkned", "zvkng", "zvknha", "zvknhb", "zvks", + "zvksc", "zvksed", "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache1>; + mmu-type =3D "riscv,sv39"; + + cpu7_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + l2_cache0: cache-controller-0 { + compatible =3D "cache"; + cache-block-size =3D <64>; + cache-level =3D <2>; + cache-size =3D <4194304>; + cache-sets =3D <4096>; + cache-unified; + }; + + l2_cache1: cache-controller-1 { + compatible =3D "cache"; + cache-block-size =3D <64>; + cache-level =3D <2>; + cache-size =3D <4194304>; + cache-sets =3D <4096>; + cache-unified; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu_0>; + }; + core1 { + cpu =3D <&cpu_1>; + }; + core2 { + cpu =3D <&cpu_2>; + }; + core3 { + cpu =3D <&cpu_3>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu_4>; + }; + core1 { + cpu =3D <&cpu_5>; + }; + core2 { + cpu =3D <&cpu_6>; + }; + core3 { + cpu =3D <&cpu_7>; + }; + }; + }; + }; + + soc: soc { + compatible =3D "simple-bus"; + interrupt-parent =3D <&saplic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-noncoherent; + ranges; + + uart0: serial@d4017000 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017000 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <42 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart2: serial@d4017100 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017100 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <44 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart3: serial@d4017200 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017200 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <45 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart4: serial@d4017300 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017300 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <46 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart5: serial@d4017400 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017400 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <47 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart6: serial@d4017500 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017500 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <48 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart7: serial@d4017600 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017600 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <49 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart8: serial@d4017700 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017700 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <50 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart9: serial@d4017800 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017800 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <51 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart10: serial@d401f000 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd401f000 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <281 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + simsic: interrupt-controller@e0400000 { + compatible =3D "spacemit,k3-imsics","riscv,imsics"; + reg =3D <0x0 0xe0400000 0x0 0x00200000>; + interrupt-controller; + #interrupt-cells =3D <0>; + msi-controller; + #msi-cells =3D <0>; + interrupts-extended =3D <&cpu0_intc 9>, <&cpu1_intc 9>, + <&cpu2_intc 9>, <&cpu3_intc 9>, + <&cpu4_intc 9>, <&cpu5_intc 9>, + <&cpu6_intc 9>, <&cpu7_intc 9>; + riscv,num-ids =3D <511>; + riscv,num-guest-ids =3D <511>; + riscv,hart-index-bits =3D <4>; + riscv,guest-index-bits =3D <6>; + }; + + saplic: interrupt-controller@e0804000 { + compatible =3D "spacemit,k3-aplic", "riscv,aplic"; + reg =3D <0x0 0xe0804000 0x0 0x4000>; + msi-parent =3D <&simsic>; + #interrupt-cells =3D <2>; + interrupt-controller; + riscv,num-sources =3D <512>; + }; + + clint: timer@e081c000 { + compatible =3D "spacemit,k3-clint", "sifive,clint0"; + reg =3D <0x0 0xe081c000 0x0 0x0004000>; + interrupts-extended =3D <&cpu0_intc 3>, <&cpu0_intc 7>, + <&cpu1_intc 3>, <&cpu1_intc 7>, + <&cpu2_intc 3>, <&cpu2_intc 7>, + <&cpu3_intc 3>, <&cpu3_intc 7>, + <&cpu4_intc 3>, <&cpu4_intc 7>, + <&cpu5_intc 3>, <&cpu5_intc 7>, + <&cpu6_intc 3>, <&cpu6_intc 7>, + <&cpu7_intc 3>, <&cpu7_intc 7>; + }; + }; +}; --=20 2.43.0