From nobody Sat Feb 7 18:21:13 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 502FE33C18E for ; Wed, 7 Jan 2026 13:40:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767793202; cv=none; b=ZBOesB3J1cGl0/uCoFfdUaXhworDfYurr4byeu0d9Tm6acGqIzPW5ZWf0RCzee8Hg5EdGSXFByWJHSBBkDtVaRyJzEAsr4zcxVqbmeoMGG2uG6p3uw7xK74N9xJZl7F9V38sdDM52KCo2ep3G/oE7xumCnscSmyvh+bFDodSoks= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767793202; c=relaxed/simple; bh=m0D9V4x0TDiYMScx+B2rDcfNHpt1W4utB08H2EYXkTI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lHstK67sygVfwZoNEhjQkQDXuWeFDlMaElkELl8ICCCQTbX2Jm7i4Fx7vgoYGDMBlrTgLAajtB+2nSNuKobhL4SmxmU5dGfXpbX3tmd1M8HvjUZvHz8FOmlyUypUd1qqYSi2EMWcJXU7rhy6iFqk4DBDN7F4B9zBZSHJSxZVCHE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=c1MCj9sb; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="c1MCj9sb" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-477a2ab455fso20021095e9.3 for ; Wed, 07 Jan 2026 05:40:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1767793198; x=1768397998; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=reHYsRVhVlhU9/XLdVBvX/hBxL5PqvrIU5ifd6VhtQI=; b=c1MCj9sbolerNjOMN9gMJ4G6Vdx9y1omxk3sisMGw3VZ0UPpB2Uusu7g/h7hx49OTf nLoVJ/AJCCMJsF51qfpnz3hCA5HZHhn9mogFmA9O5PxkXuRBGjPkDysLWLiuuYLIrHYT 4cTLuTnS0/yd2PcGSONVWoY82fyMFuJGtOpBF1x/Y22hNrBTMaK2+8oqjNrSxSIMjqJn az8d7PGgpti2tZots9Vu28NcYcBVgUz2no22bfE4VpFWuZHRwj39zNa0qRn/vq2X+Csx 5IY9boglXzlRupC596H+AnxWsNEfUreDnbBP7r78wansGKvDrAFt7C4l3Zgopobxle4q OXpQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767793198; x=1768397998; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=reHYsRVhVlhU9/XLdVBvX/hBxL5PqvrIU5ifd6VhtQI=; b=lpYw3iki4CmB6WxlwEMuk0Fc/7O0SN/mJ40/ggyxw8MF54GD8PXa6DnzCrj0uUEn5p NTJktQDFnPrBW3KdgQwhQeyBC103ahv0cz4kavfxlWmouGCnqorGI/Gd1TZyShf8rFTB fIiLph140WgVfDyyPGCboi8nlaME+9lmgrzs6ZG1MTFZyypHJbVl6RqsPrLJf6wjg3gg UzeZK7eURvVDg6oPKnGnKn9j72zy+MZAK9nXzfUxwKS4hZvn2Yj5APPQkZ+9zsUt18Iz FnY1AB1/YzwQlkcotzDRwFXIgHKJdvcYIrlFV42p8lyacnp3b/SgUNgNi3+0qLZKymJg 3G/w== X-Forwarded-Encrypted: i=1; AJvYcCWnvlwrXt8EJ23L9/nU9SFANl6Ym1bowHIfOAFOWCGKzYJNNANuCepbwsfZpAzPfRVWiq4gcKjZbwqax28=@vger.kernel.org X-Gm-Message-State: AOJu0Yw56Bw+vYr3AbRdnAg0+8+SAmqTvfoBFAsCtEHSYWgWHWX1mnwC GQsWowHXVSiapGR/IdbRiY19bwtT28PeDD4wUxauplTgDFOE0HXxFMe8s86CcVhT/W8= X-Gm-Gg: AY/fxX6qmqlYfJCueN4MTDMXZ3cH5zYI5/umgV+802DanXL057A26eSmLp34MLPIOPH g0mZbhZSUP/b+H8UrgoIfuRoMDhliaMLhX1DovlEpXWrul2tgkVx2zaTdH/jX6pRdHRKK/bjaYg u3YKA8HiuxNf7uQThBoXFkbM+DSQL42O/qw5+Pzu2zH+U+zPEuDfbfLpTMN6fhps1FZvp1GbYTd equzBItXhpRWeKxztstzsN42YulLRB7/zSqW2oG8u8FhsIq7vH/IhQvwlw9UnjlzKmomkWLdRTE b64jZ2xI93aQJcqER76P9/NOlgvEJPlQGe4WCe5FBbW50GqhRyrdkGcHIDvCULvlOIDdPFv+Xh0 Hs8swIi9/Ee3oQqr8G5VlGwuY5B26Yf/OF+lCN+5kftPaHLQy2GItSdsl+VbIhvjBbiq8/qIyfR zytUqZnT/XMfTtudpj8Kg79tMs3RB2SVKK2H1kiU9CDA== X-Google-Smtp-Source: AGHT+IGsXFTEj4VT6TREhqzbbNBgMjGQPUdJHu/PUzy+9Vp/LyXJd2kFDSR3tgJFYV0qZeNTBlTjWA== X-Received: by 2002:a05:600c:5490:b0:46e:59bd:f7d3 with SMTP id 5b1f17b1804b1-47d84b34819mr29682965e9.20.1767793198615; Wed, 07 Jan 2026 05:39:58 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:39ee:bc4c:aafe:6bd0]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd0dade5sm10595542f8f.9.2026.01.07.05.39.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Jan 2026 05:39:58 -0800 (PST) From: Daniel Lezcano To: wbg@kernel.org Cc: robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org, s32@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org Subject: [PATCH v4 1/3] counters: Reorder the Makefile Date: Wed, 7 Jan 2026 14:39:50 +0100 Message-ID: <20260107133953.2094015-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260107133953.2094015-1-daniel.lezcano@linaro.org> References: <20260107133953.2094015-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The next changes provide a new driver. For the sake of clarity, reorder the Makefile alphabetically. No functional changes intended. Signed-off-by: Daniel Lezcano --- drivers/counter/Makefile | 20 +++++++++++--------- 1 file changed, 11 insertions(+), 9 deletions(-) diff --git a/drivers/counter/Makefile b/drivers/counter/Makefile index fa3c1d08f706..40e644948e7a 100644 --- a/drivers/counter/Makefile +++ b/drivers/counter/Makefile @@ -6,14 +6,16 @@ obj-$(CONFIG_COUNTER) +=3D counter.o counter-y :=3D counter-core.o counter-sysfs.o counter-chrdev.o =20 -obj-$(CONFIG_I8254) +=3D i8254.o -obj-$(CONFIG_104_QUAD_8) +=3D 104-quad-8.o +obj-$(CONFIG_104_QUAD_8) +=3D 104-quad-8.o +obj-$(CONFIG_FTM_QUADDEC) +=3D ftm-quaddec.o +obj-$(CONFIG_I8254) +=3D i8254.o +obj-$(CONFIG_INTEL_QEP) +=3D intel-qep.o obj-$(CONFIG_INTERRUPT_CNT) +=3D interrupt-cnt.o -obj-$(CONFIG_RZ_MTU3_CNT) +=3D rz-mtu3-cnt.o -obj-$(CONFIG_STM32_TIMER_CNT) +=3D stm32-timer-cnt.o -obj-$(CONFIG_STM32_LPTIMER_CNT) +=3D stm32-lptimer-cnt.o -obj-$(CONFIG_TI_EQEP) +=3D ti-eqep.o -obj-$(CONFIG_FTM_QUADDEC) +=3D ftm-quaddec.o obj-$(CONFIG_MICROCHIP_TCB_CAPTURE) +=3D microchip-tcb-capture.o -obj-$(CONFIG_INTEL_QEP) +=3D intel-qep.o -obj-$(CONFIG_TI_ECAP_CAPTURE) +=3D ti-ecap-capture.o +obj-$(CONFIG_RZ_MTU3_CNT) +=3D rz-mtu3-cnt.o +obj-$(CONFIG_STM32_TIMER_CNT) +=3D stm32-timer-cnt.o +obj-$(CONFIG_STM32_LPTIMER_CNT) +=3D stm32-lptimer-cnt.o +obj-$(CONFIG_TI_ECAP_CAPTURE) +=3D ti-ecap-capture.o +obj-$(CONFIG_TI_EQEP) +=3D ti-eqep.o + + --=20 2.43.0 From nobody Sat Feb 7 18:21:13 2026 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 52FB233F373 for ; Wed, 7 Jan 2026 13:40:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767793203; cv=none; b=X3WEgXM5KnQDBJ6B0v2kwgePfsCN8pCTY0MW9XXpREFeBIq2BB/bOn4KV4CTJy0wPgHr2wVTbs1iMupX+vlJIKMRFIAvX6i3mLe4S6vQd2Z/oP63Aty7OMkXdcsEuVcVjGqT0SmrIWsJXBeHAV321HqcZSBEOfRLIqmWOVekDCc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767793203; c=relaxed/simple; bh=oJ9gKow6S8KEzSj2K6q1yw7J3LdgtVU6Q9IVbH+UGBA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=r34G38noOznrmgsyDqXu5VOXRNQLCwP6waXeZaOwsYDhtPbNTBbNn6DR4tmgKocVKHDoAL2mGZUpE9VqtULf8JHS+sdxsVBLAR0JBXaeeJuNbKuDcDLcS2EaP79mLXyo3Lg38UyelcPj4qLbwdqLsKUUO1RJEdJqpiDZ9cvuUO4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=mDGZtDrb; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="mDGZtDrb" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-431048c4068so527264f8f.1 for ; Wed, 07 Jan 2026 05:40:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1767793200; x=1768398000; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2y3xJj6Lny5hNArf79Fe/OIMoyByArkbsGtk/c71GuI=; b=mDGZtDrb0dmWZF/F4OEy19m34NBpmnh7Ke3WgPNzfJ+sDGZbZCTArygVYxoy+JmNhn xRvbL5jOgpFqwvjfAqK+bRikBc2wXimn6qAE0pKgAe8zDCWxZolwaC+OYCSi7ASHueRq 575aVYAqNaDl9aoM/ImWLjUyGJAm2RpLQt1jE7o7sL14D56MASLFZQPtggY3eFB5WyJf cLPIqCyPavhi4p6lF3liqk9i4wG5clPgUAtZ6o5MLMsoRSFR55tog0YKsYbOJXWWBnUS kjlndJevwB9Si2AJf/FdfVBtjxLxr0cd+tMDPToC9yb+NWMQWM8Eaoa0PivvzOPvjHay MXPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767793200; x=1768398000; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=2y3xJj6Lny5hNArf79Fe/OIMoyByArkbsGtk/c71GuI=; b=in97RUpGpFBl43N2wtbAO9y/F9MtMu0qlut2IhcPn6adxXxQJZvoeXCx70k/O54zKs qqR1FAZp6m5y4bQ/HXTuG7JGJ2V6J+t1EJYDS1rbMWIXjXGcJhCmpEWKO32S9jw5LcCn Wb7bnf75qen6DBZG03YAQFx79BOT2aTYlcNkaGUvI+gXPd/vIshZF35QmPNj/xvVfIj7 1UOY9v3tIrzU4/q9HpgCqw/xPrNTlKas/fY5Yhe741VMmyv6eWFLxllpQtvV25f72Kwm GdjJ5Ddm4IYCJ7vMLm5F/J2kdllKdZuO7s5btjyl0oZTluDVJwjEOC1AZRaH99Vs16eV tQvQ== X-Forwarded-Encrypted: i=1; AJvYcCXJeEeCMWhSKjlwu37OD017Yz5tgau+LjFGEG9dKs3QG7ZIkgPxnv4wCCTQ345/Qzs+lcNR39SeK2ngtrg=@vger.kernel.org X-Gm-Message-State: AOJu0YwphUMc90W9KwsjeO9GzwkbmAyngUi2EysqAbj81WMjV3dJbPvc BuhCTyPW13jnLdWVIs4rmv6+zzR+xYBidAo3xdGYvBRFICQKLnFX9UuYwfspJHNKjeI= X-Gm-Gg: AY/fxX7v7Y9n2bRDKFjTldbLJzmlWTLdjy2BY21VcS++oD5Pg4nBd8cxqxmya3Zo/oN bKqTh23mrLgbP4YwYN+sNQyVCnSSohHwdSgi8qxJoI/6fVMY+rfTonacoXvF1ZM1ggiPPsJ+3Pr Y0DwUhoRUe5x4MMCBjd1r7Ks4Q9xYb8zCyXmJLOrebrhYki2u4RxXFMd+ssYNswNOydacBEnFrd znAA58a4zMXb8lulfPwIZF/QgfHTiEWXTQpAAue8rkl5ddT+XE1G/ZF/xRNHeE7x/9DJBQRRByv XZVWEw8reMucreoa88qFvBRVMpZV9/TjU6kb0QOg1ld74BypFHIJ2N4wF6hSOaNYd6+/f/eWt+N eJcX4GyKgmmWdl4gjWRdDvgmECAxoUWKdzObLnHRIj2CciMMDkIu/cCsd0CQmykJKl+Uov6I2du zGZm+xLaYlyyQSFG/XnBLiYERog5FxVJI= X-Google-Smtp-Source: AGHT+IEmv81ZP2nMx/GBeve9qwqbgXEMVOoOo0eHP+YvxZHkXRk317akrEbP+MJ11KaLATLdGlW1fQ== X-Received: by 2002:a05:6000:2511:b0:430:fbce:4575 with SMTP id ffacd0b85a97d-432bcfde8afmr8089849f8f.21.1767793199528; Wed, 07 Jan 2026 05:39:59 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:39ee:bc4c:aafe:6bd0]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd0dade5sm10595542f8f.9.2026.01.07.05.39.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Jan 2026 05:39:59 -0800 (PST) From: Daniel Lezcano To: wbg@kernel.org Cc: robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org, s32@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org Subject: [PATCH v4 2/3] dt-bindings: counter: Add NXP System Timer Module Counter Date: Wed, 7 Jan 2026 14:39:51 +0100 Message-ID: <20260107133953.2094015-3-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260107133953.2094015-1-daniel.lezcano@linaro.org> References: <20260107133953.2094015-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the System Timer Module description found on the NXP s32 platform when it is used as a counter and the compatible for the s32g2 variant. Reviewed-by: Rob Herring (Arm) Signed-off-by: Daniel Lezcano --- .../bindings/counter/nxp,s32g2-stm-cnt.yaml | 64 +++++++++++++++++++ arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 +- .../boot/dts/freescale/s32g274a-rdb2.dts | 10 +-- 3 files changed, 70 insertions(+), 10 deletions(-) create mode 100644 Documentation/devicetree/bindings/counter/nxp,s32g2-stm= -cnt.yaml diff --git a/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.ya= ml b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml new file mode 100644 index 000000000000..4d42996f5ad3 --- /dev/null +++ b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml @@ -0,0 +1,64 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/counter/nxp,s32g2-stm-cnt.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP System Timer Module (STM) + +maintainers: + - Daniel Lezcano + +description: + The System Timer Module supports commonly required system and application + software timing functions. STM includes a 32-bit count-up timer and four + 32-bit compare channels with a separate interrupt source for each channe= l. + The counter is driven by the STM module clock divided by an 8-bit presca= le + value. + +properties: + compatible: + oneOf: + - const: nxp,s32g2-stm-cnt + - items: + - const: nxp,s32g3-stm-cnt + - const: nxp,s32g2-stm-cnt + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Counter clock + - description: Module clock + - description: Register clock + + clock-names: + items: + - const: counter + - const: module + - const: register + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + + timer@4011c000 { + compatible =3D "nxp,s32g2-stm-cnt"; + reg =3D <0x4011c000 0x3000>; + interrupts =3D ; + clocks =3D <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>; + clock-names =3D "counter", "module", "register"; + }; diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..6bc0c75b574f 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -579,7 +579,7 @@ swt6: watchdog@40208000 { }; =20 stm4: timer@4021c000 { - compatible =3D "nxp,s32g2-stm"; + compatible =3D "nxp,s32g2-stm-cnt"; reg =3D <0x4021c000 0x3000>; clocks =3D <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>; clock-names =3D "counter", "module", "register"; @@ -588,7 +588,7 @@ stm4: timer@4021c000 { }; =20 stm5: timer@40220000 { - compatible =3D "nxp,s32g2-stm"; + compatible =3D "nxp,s32g2-stm-cnt"; reg =3D <0x40220000 0x3000>; clocks =3D <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>; clock-names =3D "counter", "module", "register"; @@ -597,7 +597,7 @@ stm5: timer@40220000 { }; =20 stm6: timer@40224000 { - compatible =3D "nxp,s32g2-stm"; + compatible =3D "nxp,s32g2-stm-cnt"; reg =3D <0x40224000 0x3000>; clocks =3D <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>; clock-names =3D "counter", "module", "register"; diff --git a/arch/arm64/boot/dts/freescale/s32g274a-rdb2.dts b/arch/arm64/b= oot/dts/freescale/s32g274a-rdb2.dts index ee3121b192e5..bde5d3726825 100644 --- a/arch/arm64/boot/dts/freescale/s32g274a-rdb2.dts +++ b/arch/arm64/boot/dts/freescale/s32g274a-rdb2.dts @@ -41,19 +41,15 @@ &uart1 { status =3D "okay"; }; =20 -&stm0 { +&stm4 { status =3D "okay"; }; =20 -&stm1 { +&stm5 { status =3D "okay"; }; =20 -&stm2 { - status =3D "okay"; -}; - -&stm3 { +&stm6 { status =3D "okay"; }; =20 --=20 2.43.0 From nobody Sat Feb 7 18:21:13 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3D4A9340283 for ; Wed, 7 Jan 2026 13:40:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767793205; cv=none; b=sqeE/2JQx1vk2J6DfNRmDfhLfl1NSzkxHpsLYUcgHKlmfqU6XlTzuoL6NP8xKByN9rOkn6DvHXy+1Kk4qIBDFx7IJ/G6pQ4GFNCTQePdkQpysdHPWwfOA0ORoB13pSYXZIAVJOJso5bWlY2u/8hBPMyAAYSqZ2HeJuvrOpiJ5o0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767793205; c=relaxed/simple; bh=3oaSCpEwHQNjRaWzLNSpiEUXtdJUL/1UDXgE6dtYc/c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=o9N8mFCtO+d1rF3fZN1gDAaSv/BRE0oF/CYLYdEP2Kga/cPhvhi30d9HdLyzF/j61e+tCDEbddvg9zCD+sIT6gTue58cOCPGKcqAgWQAe+4Ciyk1oMbQV3RCox/jOF6dcMuL8cwoOkg3JcCGUmB861bQ1dLHYy+kIL/l4PbV2z8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=tiOupJ6X; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="tiOupJ6X" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-4779aa4f928so21937375e9.1 for ; Wed, 07 Jan 2026 05:40:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1767793200; x=1768398000; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Cv0o0147J322WtXmG75i78Kq0cEouC8K8snGnhFEIYc=; b=tiOupJ6X06YlggdxUm/VB2Cugoh60A2apGkr60J4SCcFCO2ACOvUC/kOD33wqFe7QV 6sMdwSaLyAvdl5cHkUL6tuBWdNVHraHlVf1P+ggn40iokbEz7zjByQv+V+KGeQueaMXU MXKGu2XmG7xiCFZfs+sO8G9jG7KeX2Ku2Xzdl7N1KzabDEzWzCh8QndnyKn5HqTN/EUn vx9bXHVUnTD5sSbUqyFK67v9FPSUSOrMHJTQtvnsqHrMTCSi7AXE2l+OWhSKgK3mJHTq UF2TeITLCPZbG7GRjEHDGqxe28IA843xTPnPoiflqK5PBB2di18qPiDkBqDjmi+Emp/H ZPdg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767793200; x=1768398000; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Cv0o0147J322WtXmG75i78Kq0cEouC8K8snGnhFEIYc=; b=MqxLXhLsTa/kYXYCJRcx0GT9JXTZu+cWtM6281P6UnMZNpzSYr66o/0gnQ7f5HRb7U cpyJjjl9zVoaJD+QI97czfhiVOH6QTND+hqjl/vIG4QRGi4MmZFkJoy3fsLLtP/7BPUT SjCfqIM0KC4izuBhQEgCFwZ6agi68FmukX1+drV5mb4jRzA1y0SfGTQeZfbheciKEVaX i/Mfuo7OvBRZ81SVYQ8btU+1fFHkI6wyHbvw4ytBKl7qOzcsNeaKsJ8hcGUMW3E0GSJI BETnc7cunW4v15IJ2j4LW69vtTfBQy8y05DKROH2Wjmny0XWET05BAiekpfHb1Q/C3WA M/Ww== X-Forwarded-Encrypted: i=1; AJvYcCXgWjvTDCTVnV2CV6wNVjMdWOQcfB49uHTXw9hewedPjvVqf63HIxsw95M+EGjxp09CY60tRsUURRnBOTE=@vger.kernel.org X-Gm-Message-State: AOJu0YzctXqNDgT5yN9mk3Lg7mcz8TPkCfv7cnvv3QAxT5f6geqEn7il rRxhAZM8N0Q+t+wT7XNZdnLslBdm3FUkO+cXrlndCaCDsKaMaHPWpUzOUSX6HaRjPPM= X-Gm-Gg: AY/fxX6woaqz/QChrJGDjLhJ0pO71qlx5nudaiYKnhFqkYIA2lV4++AIDTkBqM5+Kz2 cHH6xTu7+olQ4fklIPIYl27uG3PxPdzHMY9JS0fyPxtIu05XsFJcLZTfR1HAVNqM3iAG36KwNCN bhHnlGkVjyGk5k8JCd8nAxWVZvr2C+BH8JwoJzZg/S5LmS3QiftaOm2k+GMAlZ4OIi6OzH0/cgh LnqGsmkV3NeThr2rB+pgaosmg5dMuLYGbEESdNw3r/MmaRl8oh0LbGdXXhEZ2IUDESM117gMjxt A3KsLnRzkX90gRO54rxvdpiwCq0JvlmZaFaCEF71Liko3SKM5Xz/aETiVSYCP6EYKWQhr/abUpG uri36ODqLUOUAH0q5glsMfCjtJTeKrQwx/A10VXrgi1XWTlULZ+iyIUrDoy/IC/auUSC4dNDUCp +C2eVURgs+Wk11isY462MO4refTl8e/5w= X-Google-Smtp-Source: AGHT+IFa8+jNsVa/Wp5xtwEn9EuGFb5mykEMRe6NuXsA2P34Nl5a/PACXDrWRnZcOAB9bghQXRohzQ== X-Received: by 2002:a05:600c:8b0d:b0:477:76bf:e1fb with SMTP id 5b1f17b1804b1-47d84b17a7fmr36771745e9.16.1767793200477; Wed, 07 Jan 2026 05:40:00 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:39ee:bc4c:aafe:6bd0]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd0dade5sm10595542f8f.9.2026.01.07.05.39.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Jan 2026 05:40:00 -0800 (PST) From: Daniel Lezcano To: wbg@kernel.org Cc: robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org, s32@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org Subject: [PATCH v4 3/3] counter: Add STM based counter Date: Wed, 7 Jan 2026 14:39:52 +0100 Message-ID: <20260107133953.2094015-4-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260107133953.2094015-1-daniel.lezcano@linaro.org> References: <20260107133953.2094015-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The NXP S32G2 automotive platform integrates four Cortex-A53 cores and three Cortex-M7 cores, along with a large number of timers and counters. These hardware blocks can be used as clocksources or clockevents, or as timestamp counters shared across the various subsystems running alongside the Linux kernel, such as firmware components. Their actual usage depends on the overall platform software design. In a Linux-based system, the kernel controls the counter, which is a read-only shared resource for the other subsystems. One of its primary purposes is to act as a common timestamp source for messages or traces, allowing correlation of events occurring in different operating system contexts. These changes introduce a basic counter driver that can start, stop, and reset the counter. It also handles overflow accounting and configures the prescaler value. Signed-off-by: Daniel Lezcano --- drivers/counter/Kconfig | 10 + drivers/counter/Makefile | 1 + drivers/counter/nxp-stm-cnt.c | 433 ++++++++++++++++++++++++++++++++++ 3 files changed, 444 insertions(+) create mode 100644 drivers/counter/nxp-stm-cnt.c diff --git a/drivers/counter/Kconfig b/drivers/counter/Kconfig index d30d22dfe577..bf5b281f194c 100644 --- a/drivers/counter/Kconfig +++ b/drivers/counter/Kconfig @@ -90,6 +90,16 @@ config MICROCHIP_TCB_CAPTURE To compile this driver as a module, choose M here: the module will be called microchip-tcb-capture. =20 +config NXP_STM_CNT + tristate "NXP System Timer Module Counter driver" + depends on ARCH_S32 || COMPILE_TEST + help + Select this option to enable the NXP System Timer Module + Counter driver. + + To compile this driver as a module, choose M here: the + module will be called nxp_stm_cnt. + config RZ_MTU3_CNT tristate "Renesas RZ/G2L MTU3a counter driver" depends on RZ_MTU3 diff --git a/drivers/counter/Makefile b/drivers/counter/Makefile index 40e644948e7a..196b3c216875 100644 --- a/drivers/counter/Makefile +++ b/drivers/counter/Makefile @@ -12,6 +12,7 @@ obj-$(CONFIG_I8254) +=3D i8254.o obj-$(CONFIG_INTEL_QEP) +=3D intel-qep.o obj-$(CONFIG_INTERRUPT_CNT) +=3D interrupt-cnt.o obj-$(CONFIG_MICROCHIP_TCB_CAPTURE) +=3D microchip-tcb-capture.o +obj-$(CONFIG_NXP_STM_CNT) +=3D nxp-stm-cnt.o obj-$(CONFIG_RZ_MTU3_CNT) +=3D rz-mtu3-cnt.o obj-$(CONFIG_STM32_TIMER_CNT) +=3D stm32-timer-cnt.o obj-$(CONFIG_STM32_LPTIMER_CNT) +=3D stm32-lptimer-cnt.o diff --git a/drivers/counter/nxp-stm-cnt.c b/drivers/counter/nxp-stm-cnt.c new file mode 100644 index 000000000000..9f2edd2161c8 --- /dev/null +++ b/drivers/counter/nxp-stm-cnt.c @@ -0,0 +1,433 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2018,2021-2025 NXP + * Copyright 2025 Linaro Limited + * + * Author: Daniel Lezcano + * + * NXP S32G System Timer Module counters: + * + * STM supports commonly required system and application software + * timing functions. STM includes a 32-bit count-up timer and four + * 32-bit compare channels with a separate interrupt source for each + * channel. The timer is driven by the STM module clock divided by an + * 8-bit prescale value (1 to 256). It has ability to stop the timer + * in Debug mode + * + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define STM_CR(__base) (__base) +#define STM_CR_TEN BIT(0) +#define STM_CR_FRZ BIT(1) +#define STM_CR_CPS_MASK GENMASK(15, 8) + +#define STM_CCR0(__base) ((__base) + 0x10) +#define STM_CCR_CEN BIT(0) + +#define STM_CIR0(__base) ((__base) + 0x14) +#define STM_CIR_CIF BIT(0) + +#define STM_CMP0(__base) ((__base) + 0x18) + +#define STM_CNT(__base) ((__base) + 0x04) + +#define STM_ENABLE_MASK (STM_CR_FRZ | STM_CR_TEN) + +struct nxp_stm_context { + u32 counter; + u8 prescaler; + bool is_started; +}; + +struct nxp_stm_cnt { + spinlock_t lock; /* Protects counter */ + void __iomem *base; + u64 counter; + struct nxp_stm_context context; +}; + +static void nxp_stm_cnt_enable(struct nxp_stm_cnt *stm_cnt) +{ + u32 reg; + + reg =3D readl(STM_CR(stm_cnt->base)); + + reg |=3D STM_ENABLE_MASK; + + writel(reg, STM_CR(stm_cnt->base)); +} + +static void nxp_stm_cnt_disable(struct nxp_stm_cnt *stm_cnt) +{ + u32 reg; + + reg =3D readl(STM_CR(stm_cnt->base)); + + reg &=3D ~STM_ENABLE_MASK; + + writel(reg, STM_CR(stm_cnt->base)); +} + +static void nxp_stm_cnt_ccr_disable(struct nxp_stm_cnt *stm_cnt) +{ + writel(0, STM_CCR0(stm_cnt->base)); +} + +static void nxp_stm_cnt_ccr_enable(struct nxp_stm_cnt *stm_cnt) +{ + writel(STM_CCR_CEN, STM_CCR0(stm_cnt->base)); +} + +static void nxp_stm_cnt_cfg_overflow(struct nxp_stm_cnt *stm_cnt) +{ + /* + * The STM does not have a dedicated interrupt when the + * counter wraps. We need to use the comparator to check if it + * wrapped or not. + */ + writel(0, STM_CMP0(stm_cnt->base)); +} + +static u32 nxp_stm_cnt_get_counter(struct nxp_stm_cnt *stm_cnt) +{ + return readl(STM_CNT(stm_cnt->base)); +} + +static void nxp_stm_cnt_set_counter(struct nxp_stm_cnt *stm_cnt, u32 count= er) +{ + writel(counter, STM_CNT(stm_cnt->base)); +} + +static void nxp_stm_cnt_set_prescaler(struct nxp_stm_cnt *stm_cnt, u8 pres= caler) +{ + u32 reg; + + reg =3D readl(STM_CR(stm_cnt->base)); + + FIELD_MODIFY(STM_CR_CPS_MASK, ®, prescaler); + + writel(reg, STM_CR(stm_cnt->base)); +} + +static u8 nxp_stm_cnt_get_prescaler(struct nxp_stm_cnt *stm_cnt) +{ + u32 reg =3D readl(STM_CR(stm_cnt->base)); + + return FIELD_GET(STM_CR_CPS_MASK, reg); +} + +static bool nxp_stm_cnt_is_started(struct nxp_stm_cnt *stm_cnt) +{ + u32 reg; + + reg =3D readl(STM_CR(stm_cnt->base)); + + return !!FIELD_GET(STM_CR_TEN, reg); +} + +static void nxp_stm_cnt_irq_ack(struct nxp_stm_cnt *stm_cnt) +{ + writel(STM_CIR_CIF, STM_CIR0(stm_cnt->base)); +} + +static irqreturn_t nxp_stm_cnt_irq(int irq, void *dev_id) +{ + struct counter_device *counter =3D dev_id; + struct nxp_stm_cnt *stm_cnt =3D counter_priv(counter); + + nxp_stm_cnt_irq_ack(stm_cnt); + + counter_push_event(counter, COUNTER_EVENT_OVERFLOW, 0); + + spin_lock(&stm_cnt->lock); + stm_cnt->counter +=3D U32_MAX; + spin_unlock(&stm_cnt->lock); + + return IRQ_HANDLED; +} + +static void nxp_stm_cnt_start(struct nxp_stm_cnt *stm_cnt) +{ + nxp_stm_cnt_cfg_overflow(stm_cnt); + nxp_stm_cnt_enable(stm_cnt); + nxp_stm_cnt_ccr_enable(stm_cnt); +} + +static void nxp_stm_cnt_stop(struct nxp_stm_cnt *stm_cnt) +{ + nxp_stm_cnt_disable(stm_cnt); + nxp_stm_cnt_irq_ack(stm_cnt); + nxp_stm_cnt_ccr_disable(stm_cnt); +} + +static int nxp_stm_cnt_prescaler_read(struct counter_device *counter, + struct counter_count *count, u8 *val) +{ + struct nxp_stm_cnt *stm_cnt =3D counter_priv(counter); + + *val =3D nxp_stm_cnt_get_prescaler(stm_cnt); + + return 0; +} + +static int nxp_stm_cnt_prescaler_write(struct counter_device *counter, + struct counter_count *count, u8 val) +{ + struct nxp_stm_cnt *stm_cnt =3D counter_priv(counter); + + nxp_stm_cnt_set_prescaler(stm_cnt, val); + + return 0; +} + +static int nxp_stm_cnt_count_enable_write(struct counter_device *counter, + struct counter_count *count, u8 enable) +{ + struct nxp_stm_cnt *stm_cnt =3D counter_priv(counter); + + if (enable) + nxp_stm_cnt_start(stm_cnt); + else + nxp_stm_cnt_stop(stm_cnt); + + return 0; +} + +static int nxp_stm_cnt_count_enable_read(struct counter_device *counter, + struct counter_count *count, u8 *enable) +{ + struct nxp_stm_cnt *stm_cnt =3D counter_priv(counter); + + *enable =3D nxp_stm_cnt_is_started(stm_cnt); + + return 0; +} + +static struct counter_comp stm_cnt_count_ext[] =3D { + COUNTER_COMP_COUNT_U8("prescaler", nxp_stm_cnt_prescaler_read, nxp_stm_cn= t_prescaler_write), + COUNTER_COMP_ENABLE(nxp_stm_cnt_count_enable_read, nxp_stm_cnt_count_enab= le_write), +}; + +static int nxp_stm_cnt_action_read(struct counter_device *counter, + struct counter_count *count, + struct counter_synapse *synapse, + enum counter_synapse_action *action) +{ + *action =3D COUNTER_SYNAPSE_ACTION_RISING_EDGE; + + return 0; +} + +static int nxp_stm_cnt_count_read(struct counter_device *dev, + struct counter_count *count, u64 *val) +{ + struct nxp_stm_cnt *stm_cnt =3D counter_priv(dev); + unsigned long irqflags; + + spin_lock_irqsave(&stm_cnt->lock, irqflags); + *val =3D stm_cnt->counter + nxp_stm_cnt_get_counter(stm_cnt); + spin_unlock_irqrestore(&stm_cnt->lock, irqflags); + + return 0; +} + +static int nxp_stm_cnt_count_write(struct counter_device *dev, + struct counter_count *count, u64 val) +{ + struct nxp_stm_cnt *stm_cnt =3D counter_priv(dev); + unsigned long irqflags; + + spin_lock_irqsave(&stm_cnt->lock, irqflags); + stm_cnt->counter =3D 0; + nxp_stm_cnt_set_counter(stm_cnt, 0); + spin_unlock_irqrestore(&stm_cnt->lock, irqflags); + + return 0; +} + +static const enum counter_function nxp_stm_cnt_functions[] =3D { + COUNTER_FUNCTION_INCREASE, +}; + +static int nxp_stm_cnt_function_read(struct counter_device *counter, + struct counter_count *count, + enum counter_function *function) +{ + *function =3D COUNTER_FUNCTION_INCREASE; + + return 0; +} + +static int nxp_stm_cnt_watch_validate(struct counter_device *counter, + const struct counter_watch *watch) +{ + switch (watch->event) { + case COUNTER_EVENT_OVERFLOW: + return 0; + default: + return -EINVAL; + } +} + +static const struct counter_ops nxp_stm_cnt_counter_ops =3D { + .action_read =3D nxp_stm_cnt_action_read, + .count_read =3D nxp_stm_cnt_count_read, + .count_write =3D nxp_stm_cnt_count_write, + .function_read =3D nxp_stm_cnt_function_read, + .watch_validate =3D nxp_stm_cnt_watch_validate, +}; + +static const enum counter_synapse_action nxp_stm_cnt_synapse_actions[] =3D= { + COUNTER_SYNAPSE_ACTION_RISING_EDGE, +}; + +static struct counter_signal nxp_stm_cnt_signals[] =3D { + { + .id =3D 0, + .name =3D "Counter wrap signal" + }, +}; + +static struct counter_synapse nxp_stm_cnt_synapses[] =3D { + { + .actions_list =3D nxp_stm_cnt_synapse_actions, + .num_actions =3D ARRAY_SIZE(nxp_stm_cnt_synapse_actions), + .signal =3D &nxp_stm_cnt_signals[0], + }, +}; + +static struct counter_count nxp_stm_cnt_counts[] =3D { + { + .id =3D 0, + .name =3D "System Timer Module Counter", + .synapses =3D nxp_stm_cnt_synapses, + .num_synapses =3D ARRAY_SIZE(nxp_stm_cnt_synapses), + .ext =3D stm_cnt_count_ext, + .num_ext =3D ARRAY_SIZE(stm_cnt_count_ext), + }, +}; + +static int nxp_stm_cnt_suspend(struct device *dev) +{ + struct nxp_stm_cnt *stm_cnt =3D dev_get_drvdata(dev); + + stm_cnt->context.is_started =3D nxp_stm_cnt_is_started(stm_cnt); + + if (stm_cnt->context.is_started) { + nxp_stm_cnt_stop(stm_cnt); + stm_cnt->context.prescaler =3D nxp_stm_cnt_get_prescaler(stm_cnt); + stm_cnt->context.counter =3D nxp_stm_cnt_get_counter(stm_cnt); + } + + return 0; +} + +static int nxp_stm_cnt_resume(struct device *dev) +{ + struct nxp_stm_cnt *stm_cnt =3D dev_get_drvdata(dev); + + if (stm_cnt->context.is_started) { + nxp_stm_cnt_set_counter(stm_cnt, stm_cnt->context.counter); + nxp_stm_cnt_set_prescaler(stm_cnt, stm_cnt->context.prescaler); + nxp_stm_cnt_start(stm_cnt); + } + + return 0; +} + +static DEFINE_SIMPLE_DEV_PM_OPS(nxp_stm_cnt_pm_ops, nxp_stm_cnt_suspend, + nxp_stm_cnt_resume); + +static int nxp_stm_cnt_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct device_node *np =3D dev->of_node; + struct counter_device *counter; + struct nxp_stm_cnt *stm_cnt; + struct clk *clk; + void __iomem *base; + int irq, ret; + + base =3D devm_of_iomap(dev, np, 0, NULL); + if (IS_ERR(base)) + return dev_err_probe(dev, PTR_ERR(base), "Failed to iomap %pOFn\n", np); + + irq =3D platform_get_irq(pdev, 0); + if (irq < 0) + return dev_err_probe(dev, irq, "Failed to get IRQ\n"); + + clk =3D devm_clk_get_enabled(dev, NULL); + if (IS_ERR(clk)) + return dev_err_probe(dev, PTR_ERR(clk), "Clock not found\n"); + + counter =3D devm_counter_alloc(dev, sizeof(*stm_cnt)); + if (!counter) + return -ENOMEM; + + stm_cnt =3D counter_priv(counter); + + stm_cnt->base =3D base; + stm_cnt->counter =3D 0; + spin_lock_init(&stm_cnt->lock); + + counter->name =3D "stm_counter"; + counter->parent =3D &pdev->dev; + counter->ops =3D &nxp_stm_cnt_counter_ops; + counter->counts =3D nxp_stm_cnt_counts; + counter->num_counts =3D ARRAY_SIZE(nxp_stm_cnt_counts); + + ret =3D devm_request_irq(dev, irq, nxp_stm_cnt_irq, IRQF_TIMER | IRQF_NOB= ALANCING, + dev_name(&counter->dev), counter); + if (ret) + return dev_err_probe(dev, ret, "Unable to allocate interrupt line\n"); + + ret =3D devm_counter_add(dev, counter); + if (ret) + return dev_err_probe(dev, ret, "Failed to register counter\n"); + + platform_set_drvdata(pdev, stm_cnt); + + return 0; +} + +static void nxp_stm_cnt_remove(struct platform_device *pdev) +{ + struct nxp_stm_cnt *stm_cnt =3D platform_get_drvdata(pdev); + + if (nxp_stm_cnt_is_started(stm_cnt)) + nxp_stm_cnt_stop(stm_cnt); +} + +static const struct of_device_id nxp_stm_cnt_of_match[] =3D { + { .compatible =3D "nxp,s32g2-stm-cnt", }, + { } +}; +MODULE_DEVICE_TABLE(of, nxp_stm_cnt_of_match); + +static struct platform_driver nxp_stm_cnt_driver =3D { + .probe =3D nxp_stm_cnt_probe, + .remove =3D nxp_stm_cnt_remove, + .driver =3D { + .name =3D "nxp-stm-cnt", + .pm =3D pm_sleep_ptr(&nxp_stm_cnt_pm_ops), + .of_match_table =3D nxp_stm_cnt_of_match, + }, +}; +module_platform_driver(nxp_stm_cnt_driver); + +MODULE_LICENSE("GPL"); +MODULE_AUTHOR("Daniel Lezcano"); +MODULE_DESCRIPTION("NXP System Timer Module counter driver"); +MODULE_IMPORT_NS("COUNTER"); --=20 2.43.0