From nobody Sun Feb 8 14:51:19 2026 Received: from mail-pf1-f178.google.com (mail-pf1-f178.google.com [209.85.210.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B997334C988 for ; Wed, 7 Jan 2026 16:11:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767802307; cv=none; b=VHpMhMzcPUFd5rRJEvpUYF2a12RTILHv361AIPCh6q8iumEu9XgMO9W9DUU3GMCrx4w35JxUVii9SeyDMpLqEt2UiyJw7caM7lhZ5lKrPpFiTPO2fxrfzwTjQttriZp4EmgL624JIqwQuwEpO/t3d1vQ1QF8Iu0wu1z5n649l3g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767802307; c=relaxed/simple; bh=dCG+2/Cgy40lXEx+MrUysCXCy1/I7txPE12+/s++jQo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CPCHIlCqZ10Nqli7Y8W1Wz53lz+RT+JtlJoQHMoPfjpOA65RvQO+NoQfb1F0STa4m0fhdurQ/myPO6w3RCyaHPsG4nxdMQC56hXbJbLmHEWrjEqxKmE1remW9hfxuQonJIP/URUCXkRoLBzLbuyltIsKRqkWk83HSbv66W6psEU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UIenzj8l; arc=none smtp.client-ip=209.85.210.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UIenzj8l" Received: by mail-pf1-f178.google.com with SMTP id d2e1a72fcca58-7f1243792f2so1241398b3a.1 for ; Wed, 07 Jan 2026 08:11:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767802295; x=1768407095; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=pe34QthE2chIVUbWGjUbfbDZatyb2j7KncedE+Emmac=; b=UIenzj8lYoEz08KtKonqtOdVC0YQWS1q8XcbumaiwSA3RVCpiNc9gCZ/SuRA9ZeYnh eVRC7XES1m9p2YKjb0ubEc5inWFdAHbGWiMbkB8mMpENLpuBLM3Hr7tIfWpMrpVRc229 1ASfrYNGCs9hl7deIQla1i4M1lqVB9hYeu9algWW1bOGwpob7OkQ4NSLadjHVIm5Dn+l b7fNpgS0EcYYQE6mvZGMSfLlkA7uudKDe2DdvdcOWkixtf4cCEM+be5zsR09BlFJDXF+ Nu78mJw6HJUNOhujh0jbR2seyb6a2+N85G0m5wfRH0Ck9/4Hz8oO70l0UUNbsQtOoqKZ YmeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767802295; x=1768407095; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=pe34QthE2chIVUbWGjUbfbDZatyb2j7KncedE+Emmac=; b=spcz1a3QKGal7sxm78VwhFCvzEdruOZQ7ZNlTBzw4yAb4bioI4M6RcfAGrUCHZu0Y6 EJBHkGBbmaFw0cSRwGrHujgWI5yDodaKx/XHNqCJvGUeUhEl2ViJ7xOlvFM0iSJ3AeyS YKGeluvw3gPU7o5J0clNmDG4Ho5ozSFdDXVTQ/Kw7TbicDf+HStIiqMk7XYW+iNc+MbM 14GoHBAx6lOo2+eZM5sotbOQDkncxevqDip4QoC43KNdrAmOlAET3xTRDvLgY9kTHeb6 D4jB1XrbXwvhEkPotfCqr/WhWCzkG2pWk7ZqFy/7EdSyjgt2qrpCzVZmDObNW57mavJt nntg== X-Forwarded-Encrypted: i=1; AJvYcCXqPedd/PaVe6XZvzxSbmI6xPR0cBaewB0zixV6qIpVcl2VaYg1aWcgtOomZJjFVhcMmAxkIjzypNtlwV4=@vger.kernel.org X-Gm-Message-State: AOJu0YzF9RfavMCbM4XVLXru8KZSEG3XqsnLXzHu28HXpEkTvryYjt9N kdYQvcEFxOPofJ4V1Ma3B45mA9+F5K2/Jt9d+isn0WBpY/XJSIsegAom X-Gm-Gg: AY/fxX6hHYtH31948jCnxeP1atCRLzHyPsfH4R9qzVU8hzr6oBZkN9U0w5F9KkOo5Di IyHxUjSuDvHp5IfwukzMDgI+Befj5VuOirqoN5S7Rs5I6gtI2mJWlbUU0wxc8wPDwXnlSAUmMRo yXFVELLS+HsjvxF3u5Uv4zWaODeaLvCXEjJJ1YA5lZifvquKjk2C4fICvGivmYZJQsa6KXPiI2h h5a4ITphYWqtaDLLCPgfC+BkDtiN+sr09I+6iyPDiUFuUescSDU5O3AWv46VxQbhm+Soii6neVw k9AxS7k+c8ZTF+xwj4WuqRKu3dkAoFVUi/Fs5PJ7L8KxdpUno6eHj1G2h4+JheB3UDq+x7I6sWn IPkaRjAVzrDfAl8L59Ozal/3Xd8mUzQPnK/06JevWgV2sHvZJ+0PTB4yoxXHuvgFdTU1N/u7yih vpVT4kD1/oIxx1a/UpA/Qu3AK9fDAdMhW08ZrHPg== X-Google-Smtp-Source: AGHT+IGcBv2Xui1pdUOXBGHztQKHuZvOmj7hk3Q/NO9rK95ub6dbTkDiwRAZBtLsvG5kC7WXvMErgQ== X-Received: by 2002:a05:6a00:bc2:b0:81c:717b:9d38 with SMTP id d2e1a72fcca58-81c717ba501mr369105b3a.47.1767802295232; Wed, 07 Jan 2026 08:11:35 -0800 (PST) Received: from Black-Pearl.localdomain ([157.50.178.147]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-819bafe98d5sm5373079b3a.21.2026.01.07.08.11.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Jan 2026 08:11:34 -0800 (PST) From: Charan Pedumuru Date: Wed, 07 Jan 2026 16:11:15 +0000 Subject: [PATCH v2 1/2] dt-bindings: phy: ti,phy-usb3: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260107-ti-phy-v2-1-a1ec27401fff@gmail.com> References: <20260107-ti-phy-v2-0-a1ec27401fff@gmail.com> In-Reply-To: <20260107-ti-phy-v2-0-a1ec27401fff@gmail.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kishon Vijay Abraham I Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Convert TI PIPE3 PHY binding to DT schema. Changes during conversion: - Define a new pattern 'pciephy' to match nodes defined in DT. - Drop obsolete "id" property from the schema. Signed-off-by: Charan Pedumuru --- .../devicetree/bindings/phy/ti,phy-usb3.yaml | 127 +++++++++++++++++= ++++ 1 file changed, 127 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/ti,phy-usb3.yaml b/Docum= entation/devicetree/bindings/phy/ti,phy-usb3.yaml new file mode 100644 index 000000000000..41b3828723ae --- /dev/null +++ b/Documentation/devicetree/bindings/phy/ti,phy-usb3.yaml @@ -0,0 +1,127 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/ti,phy-usb3.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI PIPE3 PHY Module + +maintainers: + - Kishon Vijay Abraham I + +description: + The TI PIPE3 PHY is a high-speed SerDes (Serializer/Deserializer) + transceiver integrated in OMAP5, DRA7xx/AM57xx, and similar SoCs. + It supports multiple protocols (USB3, SATA, PCIe) using the PIPE3 + interface standard, which defines a common physical layer for + high-speed serial interfaces. + +properties: + $nodename: + pattern: "^(pciephy|usb3phy|phy)(@[0-9a-f]+)?$" + + compatible: + enum: + - ti,phy-usb3 + - ti,phy-pipe3-sata + - ti,phy-pipe3-pcie + - ti,omap-usb3 + + reg: + minItems: 2 + maxItems: 3 + + reg-names: + minItems: 2 + maxItems: 3 + items: + enum: + - phy_rx + - phy_tx + - pll_ctrl + + "#phy-cells": + const: 0 + + clocks: + minItems: 2 + maxItems: 7 + + clock-names: + minItems: 2 + maxItems: 7 + items: + enum: [wkupclk, sysclk, refclk, dpll_ref, + dpll_ref_m2, phy-div, div-clk] + + syscon-phy-power: + $ref: /schemas/types.yaml#/definitions/phandle-array + description: + Phandle/offset pair to system control module register for PHY + power on/off. + + syscon-pllreset: + $ref: /schemas/types.yaml#/definitions/phandle-array + description: + Phandle/offset pair to CTRL_CORE_SMA_SW_0 register containing + SATA_PLL_SOFT_RESET bit (SATA PHY only). + + syscon-pcs: + $ref: /schemas/types.yaml#/definitions/phandle-array + description: + Phandle/offset pair to system control module for writing PCS delay v= alue. + + ctrl-module: + $ref: /schemas/types.yaml#/definitions/phandle + description: + Phandle of control module for PHY power on. + deprecated: true + +dependencies: + syscon-pllreset: + properties: + compatible: + contains: + const: ti,phy-pipe3-sata + +required: + - reg + - compatible + - reg-names + - "#phy-cells" + - clocks + - clock-names + +unevaluatedProperties: false + +examples: + - | + /* TI PIPE3 USB3 PHY */ + usb3phy@4a084400 { + compatible =3D "ti,phy-usb3"; + reg =3D <0x4a084400 0x80>, + <0x4a084800 0x64>, + <0x4a084c00 0x40>; + reg-names =3D "phy_rx", "phy_tx", "pll_ctrl"; + #phy-cells =3D <0>; + clocks =3D <&usb_phy_cm_clk32k>, + <&sys_clkin>, + <&usb_otg_ss_refclk960m>; + clock-names =3D "wkupclk", "sysclk", "refclk"; + ctrl-module =3D <&omap_control_usb>; + }; + + - | + /* TI PIPE3 SATA PHY */ + phy@4a096000 { + compatible =3D "ti,phy-pipe3-sata"; + reg =3D <0x4A096000 0x80>, /* phy_rx */ + <0x4A096400 0x64>, /* phy_tx */ + <0x4A096800 0x40>; /* pll_ctrl */ + reg-names =3D "phy_rx", "phy_tx", "pll_ctrl"; + clocks =3D <&sys_clkin1>, <&sata_ref_clk>; + clock-names =3D "sysclk", "refclk"; + syscon-pllreset =3D <&scm_conf 0x3fc>; + #phy-cells =3D <0>; + }; +... --=20 2.52.0 From nobody Sun Feb 8 14:51:19 2026 Received: from mail-pf1-f180.google.com (mail-pf1-f180.google.com [209.85.210.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC91833CEA5 for ; Wed, 7 Jan 2026 16:11:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767802309; cv=none; b=ngX+tOemtryd6TSTsaYxTBz2yVJwdhpCmtVP2rTbQ9Y7SwcPdJbEgdogU10qKQatRM0R7J/Ei2+MlF/zH25ZOcv7HB0XBGTt282QFQCQpg2s/UxwDF9kRtPQol1bOJ892mbja7UM02NSx00rCHZ1k/J5q8+jtHvhHdM8zsvP1OE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767802309; c=relaxed/simple; bh=EviLD4/mJjFwxNkyJ8kQD92ARlrkQwwG/YXL4MapDl0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UhPzt2ijfZS/QXQFhVzFvi6U8RNN59yzOy661jrgtH7mIgYSdP02Bt08gaa5T0mpJndTLu8M3K0Ukb4Plup5Ix7f2+Hfwfo/k5cFBtRaaarQeYPGbHrbD/CY6+dHoSgUOyDfuUcvOOaSbbp6G4Qps8+aMOHKBhc1yIlX3QvriWo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JnFV41LX; arc=none smtp.client-ip=209.85.210.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JnFV41LX" Received: by mail-pf1-f180.google.com with SMTP id d2e1a72fcca58-7b8bbf16b71so1660138b3a.2 for ; Wed, 07 Jan 2026 08:11:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767802299; x=1768407099; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=3S/VWu3rjtLAXEYggnwZO63anTsADRidu6WH/Uifn/I=; b=JnFV41LX96mCWS56bbD9oMtsMGwoKUlSNPmgMCNGjcrdHaJ3NEmyQqJzBrM8zuQpGg 5MNP8ulqubNE6Jv5liV9R7vMGEUNn/A8zu1bAUB4KGgQPhP8cWTbA9w8TftCqWGrJ8lR PIkWbwCD2WnIC4yBp6b/lIdfkDvx+HdlwDfpKvt1sAkkKWokpfLFPM/YhurzeMvcl/lP pfzIK/W5Dv0sKskKJ+/HFBdC5RswMHN7FEcaaikhYF5tfRyYC3/3o3ibne4UdYwK5nEP SZ0uCU3ag83pRqcRpW7krNrpdsAPzQCoT+Oz+URMeYTsi4y1AjgLilLV7EnoRb4XiF2P pF4Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767802299; x=1768407099; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=3S/VWu3rjtLAXEYggnwZO63anTsADRidu6WH/Uifn/I=; b=mFwolHNqNI50epJSN5vLxN3k3G3vaewZTVfFr+AkaOwk2YcYuafL/AnoDStBGKRUKG EurajMLRRJ59evprkuUWBSxo3nHsmHtCQRLmkfsUahrOwMzlb9XvJKv7rFl5F5v7wbhX aEY/YQGOQjz4w9MhZexv9Bp7U26JZ1QX58rKr58MPWt+5UoKvTtgHARmISqmZPn56FX9 K7IhVkEDolWLLyvLfuDM8rA0EG/b6SgD4xX0YXNZhPKmAGizZr11e9GEmv74g90BeuIe vbonFC9SKulrmA+/1Bk2E67TaBl2xoVo92+6GIWcSxFmBVtpYjn2TZhit7VHeHnGi5m5 IuHQ== X-Forwarded-Encrypted: i=1; AJvYcCVdI285ksAGtY23uOkHgOaNp0X2uKGf51PO4QMw0uLx7tOGSwVzjUx8haCYR3tNVkcjQQ8X8fbuZARR5gk=@vger.kernel.org X-Gm-Message-State: AOJu0YyM6n//WSdrnfdt7SOVi7Wzv82ZoIUThRtW2x0f0q0ElYPnFxSK EkSEl0wqlul4nZKbk7hM6SxacdVdt7VfLlaoFlbrrILvFS1+5BEArG87 X-Gm-Gg: AY/fxX7rLlvwKeARC98fpSjkdow/Q51VXh+ZQ6RtDVkWMcyhk0HItuxlWvV1L7b1XcS Jo8GA24aYgHFXDuDODzL6DZCy04QARHztO8tw8UEQ/f/uH3LxVLwDW+bUxonMi9C6PLZgze7+2H niAng2Df4X8lkWrYvBswTuB48lXiCQkIiAgVUwTaWaPvyq0i2pIAbznNZUD/KbdgPWN98SpezIh 1I5/EADlG0aZY1Q/nYuEv9a83z+V6dskD3HSn5f0SilWSCtc2CMCDNZgNgEGRpFN/e/YC2sxbWt Qnc/jFLaHg22heR3ZmnCsCms/H0s1HulIzl0YK6lXCYAp/GySNQ5zYIsuz3ZC063fw3ouJm3AoH 3LIFSfRVYmoVetm9WBf6sp76ccbaihHOC9jlH+FklKnXaukIOJ8wX0BZxLwcFSpFYDiKAI+Ku1y Yzzal+JtHzPJ3Ofx1Teeyo3lWhIFOFOd3a4JMZrw== X-Google-Smtp-Source: AGHT+IEK3qjmLNBAzRjCXOSCfmQSEWXzEYKyyWE4wHQOEYhfzG+7BSZ4jrb35hckW3y1RZ4QFOylwQ== X-Received: by 2002:a05:6a00:339a:b0:7f6:37e5:48d2 with SMTP id d2e1a72fcca58-81b7ef0bbc4mr2676839b3a.25.1767802299413; Wed, 07 Jan 2026 08:11:39 -0800 (PST) Received: from Black-Pearl.localdomain ([157.50.178.147]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-819bafe98d5sm5373079b3a.21.2026.01.07.08.11.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Jan 2026 08:11:39 -0800 (PST) From: Charan Pedumuru Date: Wed, 07 Jan 2026 16:11:16 +0000 Subject: [PATCH v2 2/2] dt-bindings: phy: ti,control-phy-otghs: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260107-ti-phy-v2-2-a1ec27401fff@gmail.com> References: <20260107-ti-phy-v2-0-a1ec27401fff@gmail.com> In-Reply-To: <20260107-ti-phy-v2-0-a1ec27401fff@gmail.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kishon Vijay Abraham I Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Convert TI OMAP Control PHY binding to DT schema. Changes during conversion: - Define a new pattern 'control-phy' to match nodes defined in DT. Signed-off-by: Charan Pedumuru --- .../bindings/phy/ti,control-phy-otghs.yaml | 94 ++++++++++++++++++= +++ Documentation/devicetree/bindings/phy/ti-phy.txt | 98 ------------------= ---- 2 files changed, 94 insertions(+), 98 deletions(-) diff --git a/Documentation/devicetree/bindings/phy/ti,control-phy-otghs.yam= l b/Documentation/devicetree/bindings/phy/ti,control-phy-otghs.yaml new file mode 100644 index 000000000000..2c91609cac35 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/ti,control-phy-otghs.yaml @@ -0,0 +1,94 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/ti,control-phy-otghs.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI OMAP Control PHY Module + +maintainers: + - Kishon Vijay Abraham I + +description: + The TI OMAP Control PHY module is a hardware block within the system + control module (SCM) of Texas Instruments OMAP SoCs. It provides + centralized control over power, configuration, and auxiliary features + for multiple on-chip PHYs. This module is essential for proper PHY + operation in power-constrained embedded systems. + +properties: + $nodename: + pattern: "^control-phy(@[0-9a-f]+)?$" + + compatible: + enum: + - ti,control-phy-otghs + - ti,control-phy-usb2 + - ti,control-phy-pipe3 + - ti,control-phy-pcie + - ti,control-phy-usb2-dra7 + - ti,control-phy-usb2-am437 + + reg: + minItems: 1 + maxItems: 4 + + reg-names: + minItems: 1 + maxItems: 4 + items: + enum: [otghs_control, power, pcie_pcs, control_sma] + +allOf: + - if: + properties: + compatible: + contains: + enum: + - ti,control-phy-otghs + then: + properties: + reg-names: + const: otghs_control + + - if: + properties: + compatible: + contains: + enum: + - ti,control-phy-pcie + then: + properties: + reg-names: + items: + - enum: [power, pcie_pcs, control_sma] + + - if: + properties: + compatible: + contains: + enum: + - ti,control-phy-usb2 + - ti,control-phy-usb2-dra7 + - ti,control-phy-usb2-am437 + - ti,control-phy-pipe3 + then: + properties: + reg-names: + const: power + +required: + - reg + - compatible + - reg-names + +unevaluatedProperties: false + +examples: + - | + control-phy@4a00233c { + compatible =3D "ti,control-phy-otghs"; + reg =3D <0x4a00233c 0x4>; + reg-names =3D "otghs_control"; + }; +... diff --git a/Documentation/devicetree/bindings/phy/ti-phy.txt b/Documentati= on/devicetree/bindings/phy/ti-phy.txt deleted file mode 100644 index 7c7936b89f2c..000000000000 --- a/Documentation/devicetree/bindings/phy/ti-phy.txt +++ /dev/null @@ -1,98 +0,0 @@ -TI PHY: DT DOCUMENTATION FOR PHYs in TI PLATFORMs - -OMAP CONTROL PHY - -Required properties: - - compatible: Should be one of - "ti,control-phy-otghs" - if it has otghs_control mailbox register as on O= MAP4. - "ti,control-phy-usb2" - if it has Power down bit in control_dev_conf regi= ster - e.g. USB2_PHY on OMAP5. - "ti,control-phy-pipe3" - if it has DPLL and individual Rx & Tx power cont= rol - e.g. USB3 PHY and SATA PHY on OMAP5. - "ti,control-phy-pcie" - for pcie to support external clock for pcie and to - set PCS delay value. - e.g. PCIE PHY in DRA7x - "ti,control-phy-usb2-dra7" - if it has power down register like USB2 PHY = on - DRA7 platform. - "ti,control-phy-usb2-am437" - if it has power down register like USB2 PHY= on - AM437 platform. - - reg : register ranges as listed in the reg-names property - - reg-names: "otghs_control" for control-phy-otghs - "power", "pcie_pcs" and "control_sma" for control-phy-pcie - "power" for all other types - -omap_control_usb: omap-control-usb@4a002300 { - compatible =3D "ti,control-phy-otghs"; - reg =3D <0x4a00233c 0x4>; - reg-names =3D "otghs_control"; -}; - -TI PIPE3 PHY - -Required properties: - - compatible: Should be "ti,phy-usb3", "ti,phy-pipe3-sata" or - "ti,phy-pipe3-pcie. "ti,omap-usb3" is deprecated. - - reg : Address and length of the register set for the device. - - reg-names: The names of the register addresses corresponding to the reg= isters - filled in "reg". - - #phy-cells: determine the number of cells that should be given in the - phandle while referencing this phy. - - clocks: a list of phandles and clock-specifier pairs, one for each entr= y in - clock-names. - - clock-names: should include: - * "wkupclk" - wakeup clock. - * "sysclk" - system clock. - * "refclk" - reference clock. - * "dpll_ref" - external dpll ref clk - * "dpll_ref_m2" - external dpll ref clk - * "phy-div" - divider for apll - * "div-clk" - apll clock - -Optional properties: - - id: If there are multiple instance of the same type, in order to - differentiate between each instance "id" can be used (e.g., multi-lane = PCIe - PHY). If "id" is not provided, it is set to default value of '1'. - - syscon-pllreset: Handle to system control region that contains the - CTRL_CORE_SMA_SW_0 register and register offset to the CTRL_CORE_SMA_SW= _0 - register that contains the SATA_PLL_SOFT_RESET bit. Only valid for sata= _phy. - - syscon-pcs : phandle/offset pair. Phandle to the system control module = and the - register offset to write the PCS delay value. - -Deprecated properties: - - ctrl-module : phandle of the control module used by PHY driver to power= on - the PHY. - -Recommended properties: - - syscon-phy-power : phandle/offset pair. Phandle to the system control - module and the register offset to power on/off the PHY. - -This is usually a subnode of ocp2scp to which it is connected. - -usb3phy@4a084400 { - compatible =3D "ti,phy-usb3"; - reg =3D <0x4a084400 0x80>, - <0x4a084800 0x64>, - <0x4a084c00 0x40>; - reg-names =3D "phy_rx", "phy_tx", "pll_ctrl"; - ctrl-module =3D <&omap_control_usb>; - #phy-cells =3D <0>; - clocks =3D <&usb_phy_cm_clk32k>, - <&sys_clkin>, - <&usb_otg_ss_refclk960m>; - clock-names =3D "wkupclk", - "sysclk", - "refclk"; -}; - -sata_phy: phy@4a096000 { - compatible =3D "ti,phy-pipe3-sata"; - reg =3D <0x4A096000 0x80>, /* phy_rx */ - <0x4A096400 0x64>, /* phy_tx */ - <0x4A096800 0x40>; /* pll_ctrl */ - reg-names =3D "phy_rx", "phy_tx", "pll_ctrl"; - ctrl-module =3D <&omap_control_sata>; - clocks =3D <&sys_clkin1>, <&sata_ref_clk>; - clock-names =3D "sysclk", "refclk"; - syscon-pllreset =3D <&scm_conf 0x3fc>; - #phy-cells =3D <0>; -}; --=20 2.52.0