From nobody Mon Feb  9 17:21:55 2026
Received: from mail-ed1-f52.google.com (mail-ed1-f52.google.com
 [209.85.208.52])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id CF0AD32E72F
	for <linux-kernel@vger.kernel.org>; Tue,  6 Jan 2026 15:45:11 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
 arc=none smtp.client-ip=209.85.208.52
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1767714316; cv=none;
 b=ZuABa7nOoyTXMHy6ELJB1GxrgqG3JLmMqGE8UUiqY6FpT6ytBDRTJLCJ/2Zye7XyXDirN1ADPV0npKTujZa3y+Reb8yO1ciq3R+L1Z8nDmkYFYnpMvqdVizcJc6goD0yR0jdxD+Ab3hz7YHJuYciCGaXvQjPFCnsDUgQ/W8wfko=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1767714316; c=relaxed/simple;
	bh=td4+CT42yw6PZSlUtuLsNL3LZA7yWU4WO7hXbjczNmY=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version;
 b=IMwYtkG9+/xTFZ+oh/j32uT0YsILqkyzjW09Qxk/BpwCxDAjzDpdDwldYC1gd5dSuK6wLFyb3Tw4zeHTfR6KQ4cf+JgadU7KOnIkBPUovkYxtOWnnVs8d91rr1vI6grTWR8nwPSuwvH3W/8v8bxAmaii31zeqGI8+AK+rJzK12c=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
 dmarc=pass (p=none dis=none) header.from=amarulasolutions.com;
 spf=pass smtp.mailfrom=amarulasolutions.com;
 dkim=pass (1024-bit key) header.d=amarulasolutions.com
 header.i=@amarulasolutions.com header.b=QML4NB+2;
 arc=none smtp.client-ip=209.85.208.52
Authentication-Results: smtp.subspace.kernel.org;
 dmarc=pass (p=none dis=none) header.from=amarulasolutions.com
Authentication-Results: smtp.subspace.kernel.org;
 spf=pass smtp.mailfrom=amarulasolutions.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=amarulasolutions.com
 header.i=@amarulasolutions.com header.b="QML4NB+2"
Received: by mail-ed1-f52.google.com with SMTP id
 4fb4d7f45d1cf-6505d3adc3aso1614964a12.1
        for <linux-kernel@vger.kernel.org>;
 Tue, 06 Jan 2026 07:45:11 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=amarulasolutions.com; s=google; t=1767714308; x=1768319108;
 darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to;
        bh=0FeU7gz3imHY+dHoq7Rj99mMUVGw0cmk9WRNrG4/jLk=;
        b=QML4NB+2TevbjwEVKmxoVAJ9kzNc5fhVhMOdezi+Iegxl7e4E+aHMCUR7QuxI8mmAE
         nGtxCdjn6QObw/wlliPBlC4u3bDpVU9qFJjC98hUtFj9k60Ky9uSC0KoI1Tb2RpZgPZk
         D9DVHGx1kQU2IkLsQ6ChARB68oFGtCIiFM4H4=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1767714308; x=1768319108;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=0FeU7gz3imHY+dHoq7Rj99mMUVGw0cmk9WRNrG4/jLk=;
        b=Si1+6n9P3TiZlCVJKS9e/X0/IoVfcl7HTIK+a2Zs6L0ZRgCXrklcMTiVFe0I2VRtXD
         k6Lf5ZopeF0g8OOP3WFDPjEZvj/vfQOZ3ZM5tvCHy3bXkpwpppjyZhNxaYWWv66zpVzZ
         tQDwSaw56UKePLpfIHYWe+sn8FusqpI4mb2MzH3G3diHFWyGRXBJNbHRIsxEQMz0ERpX
         lYb0m81Qk2PYyDafNlNQIyw18R+3pGf23yLdcL7TuIgRfE8Ii18Z1v+jao540qaT+T3M
         cS4Gy1KIyhZtIARnZEfe9+jvGcGTafz//7OMrbRFeG/2XLfX689U8xb0odjOH1eia5II
         4Lzw==
X-Gm-Message-State: AOJu0YwOIu0Sdc2Td2umokBofnUh80quNMeBS08kUcZ2UprSSrOaqwY2
	JbV6sW7RUM3cBiW53mJk+oT81iAD983ZrDS9hNzp8IK7ZJZa/HGhYzu4CW/GobztwK1SgGLDVSW
	0rLeo
X-Gm-Gg: AY/fxX5kFhF7oFoiy2IdfmQ0CppmNA4S5FFYTI8z3NeJabuRnMmtS7OYWdVWBY0l1fQ
	hlYFaCtT4xSlmY9s9Y783758g76zYf5xnJ7+rtND+vZNwYnFe7JOC0FV1t4Rtdc4XqlNIKmfi2y
	XJH99Zoauz2tyJ+tpgZ6qU+Qts+2iJgPgRlDy0vvNwriR0CwqU/gBLRLR5wnjYOb9GB8197Rg+E
	O3vxNxHxXiNjUN3EkevanvhYHpSMfZCt0hcwcjD+bjvHO+0ZAGaVznwuaXo29REkCivjwWvujxI
	COtDM44lEFkTEI7h0HuMsZoNpSPYqfel32LABj+qiqBC13dAtWIJalAlonWXj/4caU76hUSTbQK
	k1UF3pDH4qShnxNZ0J2EmyMVWOJyXjU/ZXgvRkrhnc3MgEnUXPKvFjL9rLEOEdAbShjERIMw0av
	UEbQUqAT9+zTh58f0ZiSEy7FIiDP/Gvz6yboh77Cg0IoIPTn2SDrqhnZj2f8wLJGsscmmO8NQYP
	7IfzXcklDo2J1SnDMDkI/wxiPa0pB8NRpyET9F3i5JrtnbhaRpcAxy6I/S2RDwa3K/co3IB2FMv
	PSC8uGKu6Ps=
X-Google-Smtp-Source: 
 AGHT+IFSOE3eOIYLow5a/ID+0olibBOljWSw/byjcAX/Y4cdhEW8WExtw5kIjTQ2vxLvpwdLFzbZzQ==
X-Received: by 2002:a17:907:9614:b0:b79:f4e4:b55d with SMTP id
 a640c23a62f3a-b8426bf1334mr359247866b.51.1767714307997;
        Tue, 06 Jan 2026 07:45:07 -0800 (PST)
Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it
 (host-95-248-31-95.retail.telecomitalia.it. [95.248.31.95])
        by smtp.gmail.com with ESMTPSA id
 4fb4d7f45d1cf-6507be64efasm2349767a12.21.2026.01.06.07.45.06
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Tue, 06 Jan 2026 07:45:07 -0800 (PST)
From: Dario Binacchi <dario.binacchi@amarulasolutions.com>
To: linux-kernel@vger.kernel.org
Cc: linux-amarula@amarulasolutions.com,
	Dario Binacchi <dario.binacchi@amarulasolutions.com>,
	David Airlie <airlied@gmail.com>,
	Jessica Zhang <jesszhan0024@gmail.com>,
	Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
	Maxime Ripard <mripard@kernel.org>,
	Michael Walle <mwalle@kernel.org>,
	Neil Armstrong <neil.armstrong@linaro.org>,
	Simona Vetter <simona@ffwll.ch>,
	Thomas Zimmermann <tzimmermann@suse.de>,
	dri-devel@lists.freedesktop.org
Subject: [PATCH 3/3] drm/panel: ilitek-ili9806e: add Rocktech
 RK050HR345-CT106A SPI panel
Date: Tue,  6 Jan 2026 16:43:16 +0100
Message-ID: <20260106154446.2735701-4-dario.binacchi@amarulasolutions.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20260106154446.2735701-1-dario.binacchi@amarulasolutions.com>
References: <20260106154446.2735701-1-dario.binacchi@amarulasolutions.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset="utf-8"

Add support for the Rocktech RK050HR345-CT106A panel based on the
Ilitek ILI9806E controller using the SPI bus.

The driver is designed to be easily extensible to support other panels
with different initialization sequences and display timings by
providing a specific descriptor structure for each model.

Kconfig and Makefile are updated to allow selecting the SPI variant
independently from the DSI one.

Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>

---

 MAINTAINERS                                   |   2 +
 drivers/gpu/drm/panel/Kconfig                 |  13 +-
 drivers/gpu/drm/panel/Makefile                |   1 +
 .../gpu/drm/panel/panel-ilitek-ili9806e-spi.c | 327 ++++++++++++++++++
 4 files changed, 342 insertions(+), 1 deletion(-)
 create mode 100644 drivers/gpu/drm/panel/panel-ilitek-ili9806e-spi.c

diff --git a/MAINTAINERS b/MAINTAINERS
index 40a77e5fd2fd..a03fc4a97c67 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -7908,8 +7908,10 @@ F:	drivers/gpu/drm/panel/panel-ilitek-ili9805.c
=20
 DRM DRIVER FOR ILITEK ILI9806E PANELS
 M:	Michael Walle <mwalle@kernel.org>
+M:	Dario Binacchi <dario.binacchi@amarulasolutions.com>
 S:	Maintained
 F:	drivers/gpu/drm/panel/panel-ilitek-ili9806e-dsi.c
+F:	drivers/gpu/drm/panel/panel-ilitek-ili9806e-spi.c
=20
 DRM DRIVER FOR JADARD JD9365DA-H3 MIPI-DSI LCD PANELS
 M:	Jagan Teki <jagan@edgeble.ai>
diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig
index 9ab72f3ab32e..7651be0d8bae 100644
--- a/drivers/gpu/drm/panel/Kconfig
+++ b/drivers/gpu/drm/panel/Kconfig
@@ -263,7 +263,8 @@ config DRM_PANEL_ILITEK_ILI9806E
 	depends on BACKLIGHT_CLASS_DEVICE
 	help
 	  Say Y if you want to enable support for panels based on the
-	  Ilitek ILI9806E controller.
+	  Ilitek ILI9806E controller. This panel can be accessed using
+	  DSI or SPI.
=20
 config DRM_PANEL_ILITEK_ILI9806E_DSI
 	tristate "Ilitek ILI9806E DSI panel"
@@ -274,6 +275,16 @@ config DRM_PANEL_ILITEK_ILI9806E_DSI
 	  Say Y here if you want to be able to access the Ilitek
 	  ILI9806E panel using DSI.
=20
+config DRM_PANEL_ILITEK_ILI9806E_SPI
+	tristate "Ilitek ILI9806E RGB SPI panel"
+	depends on SPI
+	depends on DRM_PANEL_ILITEK_ILI9806E
+	select DRM_MIPI_DBI
+	select VIDEOMODE_HELPERS
+	help
+	  Say Y here if you want to be able to access the Ilitek
+	  ILI9806E panel using SPI.
+
 config DRM_PANEL_ILITEK_ILI9881C
 	tristate "Ilitek ILI9881C-based panels"
 	depends on OF
diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile
index 00071a983242..acc1d49983cb 100644
--- a/drivers/gpu/drm/panel/Makefile
+++ b/drivers/gpu/drm/panel/Makefile
@@ -27,6 +27,7 @@ obj-$(CONFIG_DRM_PANEL_ILITEK_IL9322) +=3D panel-ilitek-i=
li9322.o
 obj-$(CONFIG_DRM_PANEL_ILITEK_ILI9341) +=3D panel-ilitek-ili9341.o
 obj-$(CONFIG_DRM_PANEL_ILITEK_ILI9805) +=3D panel-ilitek-ili9805.o
 obj-$(CONFIG_DRM_PANEL_ILITEK_ILI9806E_DSI) +=3D panel-ilitek-ili9806e-dsi=
.o
+obj-$(CONFIG_DRM_PANEL_ILITEK_ILI9806E_SPI) +=3D panel-ilitek-ili9806e-spi=
.o
 obj-$(CONFIG_DRM_PANEL_ILITEK_ILI9881C) +=3D panel-ilitek-ili9881c.o
 obj-$(CONFIG_DRM_PANEL_ILITEK_ILI9882T) +=3D panel-ilitek-ili9882t.o
 obj-$(CONFIG_DRM_PANEL_INNOLUX_EJ030NA) +=3D panel-innolux-ej030na.o
diff --git a/drivers/gpu/drm/panel/panel-ilitek-ili9806e-spi.c b/drivers/gp=
u/drm/panel/panel-ilitek-ili9806e-spi.c
new file mode 100644
index 000000000000..25b19dfd2924
--- /dev/null
+++ b/drivers/gpu/drm/panel/panel-ilitek-ili9806e-spi.c
@@ -0,0 +1,327 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * SPI interface to the Ilitek ILI9806E panel.
+ *
+ * Copyright (c) 2026 Amarula Solutions, Dario Binacchi <dario.binacchi@am=
arulasolutions.com>
+ */
+
+#include <linux/backlight.h>
+#include <linux/delay.h>
+#include <linux/gpio/consumer.h>
+#include <linux/media-bus-format.h>
+#include <linux/module.h>
+#include <linux/spi/spi.h>
+
+#include <video/mipi_display.h>
+
+#include <drm/drm_mipi_dbi.h>
+#include <drm/drm_modes.h>
+#include <drm/drm_panel.h>
+
+struct ili9806e_spi_panel {
+	struct mipi_dbi dbi;
+	struct drm_panel panel;
+	const struct ili9806e_spi_panel_desc *desc;
+};
+
+struct ili9806e_spi_panel_desc {
+	const struct drm_display_mode *display_mode;
+	u32 bus_format;
+	u32 bus_flags;
+	void (*init_sequence)(struct ili9806e_spi_panel *ctx);
+};
+
+static inline struct ili9806e_spi_panel *panel_to_ili9806e_spi(struct drm_=
panel *panel)
+{
+	return container_of(panel, struct ili9806e_spi_panel, panel);
+}
+
+static int ili9806e_spi_unprepare(struct drm_panel *panel)
+{
+	struct ili9806e_spi_panel *ctx =3D panel_to_ili9806e_spi(panel);
+	struct mipi_dbi *dbi =3D &ctx->dbi;
+
+	mipi_dbi_command(dbi, MIPI_DCS_SET_DISPLAY_OFF, 0x00);
+	mipi_dbi_command(dbi, MIPI_DCS_ENTER_SLEEP_MODE, 0x00);
+
+	return 0;
+}
+
+static int ili9806e_spi_prepare(struct drm_panel *panel)
+{
+	struct ili9806e_spi_panel *ctx =3D panel_to_ili9806e_spi(panel);
+
+	gpiod_set_value(ctx->dbi.reset, 1);
+	usleep_range(15, 50);
+	gpiod_set_value(ctx->dbi.reset, 0);
+	msleep(125);
+
+	if (ctx->desc->init_sequence)
+		ctx->desc->init_sequence(ctx);
+
+	return 0;
+}
+
+static int ili9806e_spi_get_modes(struct drm_panel *panel,
+			      struct drm_connector *connector)
+{
+	struct ili9806e_spi_panel *ctx =3D panel_to_ili9806e_spi(panel);
+	const struct ili9806e_spi_panel_desc *desc =3D ctx->desc;
+	struct drm_display_mode *mode;
+
+	mode =3D drm_mode_duplicate(connector->dev, desc->display_mode);
+	if (!mode)
+		return -ENOMEM;
+
+	drm_mode_set_name(mode);
+
+	connector->display_info.width_mm =3D mode->width_mm;
+	connector->display_info.height_mm =3D mode->height_mm;
+	connector->display_info.bus_flags =3D desc->bus_flags;
+	drm_display_info_set_bus_formats(&connector->display_info,
+					 &desc->bus_format, 1);
+
+	drm_mode_probed_add(connector, mode);
+
+	return 1;
+}
+
+static const struct drm_panel_funcs ili9806e_spi_drm_funcs =3D {
+	.unprepare =3D ili9806e_spi_unprepare,
+	.prepare   =3D ili9806e_spi_prepare,
+	.get_modes =3D ili9806e_spi_get_modes,
+};
+
+static int ili9806e_spi_probe(struct spi_device *spi)
+{
+	struct device *dev =3D &spi->dev;
+	struct ili9806e_spi_panel *ctx;
+	int err;
+
+	ctx =3D devm_kzalloc(dev, sizeof(struct ili9806e_spi_panel), GFP_KERNEL);
+	if (!ctx)
+		return -ENOMEM;
+
+	ctx->desc =3D device_get_match_data(dev);
+
+	drm_panel_init(&ctx->panel, dev, &ili9806e_spi_drm_funcs,
+		       DRM_MODE_CONNECTOR_DPI);
+
+	spi_set_drvdata(spi, ctx);
+
+	ctx->dbi.reset =3D devm_gpiod_get(dev, "reset", GPIOD_OUT_LOW);
+	if (IS_ERR(ctx->dbi.reset))
+		return dev_err_probe(dev, PTR_ERR(ctx->dbi.reset), "cannot get reset-gpi=
os\n");
+
+	err =3D drm_panel_of_backlight(&ctx->panel);
+	if (err)
+		return dev_err_probe(dev, err, "Failed to get backlight\n");
+
+	err =3D mipi_dbi_spi_init(spi, &ctx->dbi, NULL);
+	if (err)
+		return dev_err_probe(dev, err, "MIPI DBI init failed\n");
+
+	drm_panel_add(&ctx->panel);
+
+	return 0;
+}
+
+static void ili9806e_spi_remove(struct spi_device *spi)
+{
+	struct ili9806e_spi_panel *ctx =3D spi_get_drvdata(spi);
+
+	drm_panel_remove(&ctx->panel);
+}
+
+static void rk050hr345_ct106a_init(struct ili9806e_spi_panel *ctx)
+{
+	struct mipi_dbi *dbi =3D &ctx->dbi;
+
+	/* Switch to page 1 */
+	mipi_dbi_command(dbi, 0xff, 0xff, 0x98, 0x06, 0x04, 0x01);
+	/* Interface Settings */
+	mipi_dbi_command(dbi, 0x08, 0x10);
+	mipi_dbi_command(dbi, 0x21, 0x01);
+	/* Panel Settings */
+	mipi_dbi_command(dbi, 0x30, 0x01);
+	mipi_dbi_command(dbi, 0x31, 0x00);
+	/* Power Control */
+	mipi_dbi_command(dbi, 0x40, 0x15);
+	mipi_dbi_command(dbi, 0x41, 0x44);
+	mipi_dbi_command(dbi, 0x42, 0x03);
+	mipi_dbi_command(dbi, 0x43, 0x09);
+	mipi_dbi_command(dbi, 0x44, 0x09);
+	mipi_dbi_command(dbi, 0x50, 0x78);
+	mipi_dbi_command(dbi, 0x51, 0x78);
+	mipi_dbi_command(dbi, 0x52, 0x00);
+	mipi_dbi_command(dbi, 0x53, 0x3a);
+	mipi_dbi_command(dbi, 0x57, 0x50);
+	/* Timing Control */
+	mipi_dbi_command(dbi, 0x60, 0x07);
+	mipi_dbi_command(dbi, 0x61, 0x00);
+	mipi_dbi_command(dbi, 0x62, 0x08);
+	mipi_dbi_command(dbi, 0x63, 0x00);
+	/* Gamma Settings */
+	mipi_dbi_command(dbi, 0xa0, 0x00);
+	mipi_dbi_command(dbi, 0xa1, 0x03);
+	mipi_dbi_command(dbi, 0xa2, 0x0b);
+	mipi_dbi_command(dbi, 0xa3, 0x0f);
+	mipi_dbi_command(dbi, 0xa4, 0x0b);
+	mipi_dbi_command(dbi, 0xa5, 0x1b);
+	mipi_dbi_command(dbi, 0xa6, 0x0a);
+	mipi_dbi_command(dbi, 0xa7, 0x0a);
+	mipi_dbi_command(dbi, 0xa8, 0x02);
+	mipi_dbi_command(dbi, 0xa9, 0x07);
+	mipi_dbi_command(dbi, 0xaa, 0x05);
+	mipi_dbi_command(dbi, 0xab, 0x03);
+	mipi_dbi_command(dbi, 0xac, 0x0e);
+	mipi_dbi_command(dbi, 0xad, 0x32);
+	mipi_dbi_command(dbi, 0xae, 0x2d);
+	mipi_dbi_command(dbi, 0xaf, 0x00);
+	mipi_dbi_command(dbi, 0xc0, 0x00);
+	mipi_dbi_command(dbi, 0xc1, 0x03);
+	mipi_dbi_command(dbi, 0xc2, 0x0e);
+	mipi_dbi_command(dbi, 0xc3, 0x10);
+	mipi_dbi_command(dbi, 0xc4, 0x09);
+	mipi_dbi_command(dbi, 0xc5, 0x17);
+	mipi_dbi_command(dbi, 0xc6, 0x09);
+	mipi_dbi_command(dbi, 0xc7, 0x07);
+	mipi_dbi_command(dbi, 0xc8, 0x04);
+	mipi_dbi_command(dbi, 0xc9, 0x09);
+	mipi_dbi_command(dbi, 0xca, 0x06);
+	mipi_dbi_command(dbi, 0xcb, 0x06);
+	mipi_dbi_command(dbi, 0xcc, 0x0c);
+	mipi_dbi_command(dbi, 0xcd, 0x25);
+	mipi_dbi_command(dbi, 0xce, 0x20);
+	mipi_dbi_command(dbi, 0xcf, 0x00);
+
+	/* Switch to page 6 */
+	mipi_dbi_command(dbi, 0xff, 0xff, 0x98, 0x06, 0x04, 0x06);
+	/* GIP settings */
+	mipi_dbi_command(dbi, 0x00, 0x21);
+	mipi_dbi_command(dbi, 0x01, 0x09);
+	mipi_dbi_command(dbi, 0x02, 0x00);
+	mipi_dbi_command(dbi, 0x03, 0x00);
+	mipi_dbi_command(dbi, 0x04, 0x01);
+	mipi_dbi_command(dbi, 0x05, 0x01);
+	mipi_dbi_command(dbi, 0x06, 0x80);
+	mipi_dbi_command(dbi, 0x07, 0x05);
+	mipi_dbi_command(dbi, 0x08, 0x02);
+	mipi_dbi_command(dbi, 0x09, 0x80);
+	mipi_dbi_command(dbi, 0x0a, 0x00);
+	mipi_dbi_command(dbi, 0x0b, 0x00);
+	mipi_dbi_command(dbi, 0x0c, 0x0a);
+	mipi_dbi_command(dbi, 0x0d, 0x0a);
+	mipi_dbi_command(dbi, 0x0e, 0x00);
+	mipi_dbi_command(dbi, 0x0f, 0x00);
+	mipi_dbi_command(dbi, 0x10, 0xe0);
+	mipi_dbi_command(dbi, 0x11, 0xe4);
+	mipi_dbi_command(dbi, 0x12, 0x04);
+	mipi_dbi_command(dbi, 0x13, 0x00);
+	mipi_dbi_command(dbi, 0x14, 0x00);
+	mipi_dbi_command(dbi, 0x15, 0xc0);
+	mipi_dbi_command(dbi, 0x16, 0x08);
+	mipi_dbi_command(dbi, 0x17, 0x00);
+	mipi_dbi_command(dbi, 0x18, 0x00);
+	mipi_dbi_command(dbi, 0x19, 0x00);
+	mipi_dbi_command(dbi, 0x1a, 0x00);
+	mipi_dbi_command(dbi, 0x1b, 0x00);
+	mipi_dbi_command(dbi, 0x1c, 0x00);
+	mipi_dbi_command(dbi, 0x1d, 0x00);
+	mipi_dbi_command(dbi, 0x20, 0x01);
+	mipi_dbi_command(dbi, 0x21, 0x23);
+	mipi_dbi_command(dbi, 0x22, 0x45);
+	mipi_dbi_command(dbi, 0x23, 0x67);
+	mipi_dbi_command(dbi, 0x24, 0x01);
+	mipi_dbi_command(dbi, 0x25, 0x23);
+	mipi_dbi_command(dbi, 0x26, 0x45);
+	mipi_dbi_command(dbi, 0x27, 0x67);
+	mipi_dbi_command(dbi, 0x30, 0x01);
+	mipi_dbi_command(dbi, 0x31, 0x11);
+	mipi_dbi_command(dbi, 0x32, 0x00);
+	mipi_dbi_command(dbi, 0x33, 0xee);
+	mipi_dbi_command(dbi, 0x34, 0xff);
+	mipi_dbi_command(dbi, 0x35, 0xbb);
+	mipi_dbi_command(dbi, 0x36, 0xca);
+	mipi_dbi_command(dbi, 0x37, 0xdd);
+	mipi_dbi_command(dbi, 0x38, 0xac);
+	mipi_dbi_command(dbi, 0x39, 0x76);
+	mipi_dbi_command(dbi, 0x3a, 0x67);
+	mipi_dbi_command(dbi, 0x3b, 0x22);
+	mipi_dbi_command(dbi, 0x3c, 0x22);
+	mipi_dbi_command(dbi, 0x3d, 0x22);
+	mipi_dbi_command(dbi, 0x3e, 0x22);
+	mipi_dbi_command(dbi, 0x3f, 0x22);
+	mipi_dbi_command(dbi, 0x40, 0x22);
+	mipi_dbi_command(dbi, 0x52, 0x10);
+	mipi_dbi_command(dbi, 0x53, 0x10);
+
+	/* Switch to page 7 */
+	mipi_dbi_command(dbi, 0xff, 0xff, 0x98, 0x06, 0x04, 0x07);
+	mipi_dbi_command(dbi, 0x17, 0x22);
+	mipi_dbi_command(dbi, 0x02, 0x77);
+	mipi_dbi_command(dbi, 0xe1, 0x79);
+	mipi_dbi_command(dbi, 0xb3, 0x10);
+
+	/* Switch to page 0 */
+	mipi_dbi_command(dbi, 0xff, 0xff, 0x98, 0x06, 0x04, 0x00);
+	mipi_dbi_command(dbi, MIPI_DCS_SET_ADDRESS_MODE, 0x00); // 0x36
+	mipi_dbi_command(dbi, MIPI_DCS_EXIT_SLEEP_MODE); // 0x11
+
+	msleep(120);
+
+	mipi_dbi_command(dbi, MIPI_DCS_SET_DISPLAY_ON);
+
+	msleep(120);
+}
+
+static const struct drm_display_mode rk050hr345_ct106a_mode =3D {
+	.width_mm    =3D 62,
+	.height_mm   =3D 110,
+	.clock       =3D 27000,
+	.hdisplay    =3D 480,
+	.hsync_start =3D 480 + 10,
+	.hsync_end   =3D 480 + 10 + 10,
+	.htotal      =3D 480 + 10 + 10 + 10,
+	.vdisplay    =3D 854,
+	.vsync_start =3D 854 + 10,
+	.vsync_end   =3D 854 + 10 + 10,
+	.vtotal      =3D 854 + 10 + 10 + 10,
+	.flags       =3D DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
+	.type        =3D DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER,
+};
+
+static const struct ili9806e_spi_panel_desc rk050hr345_ct106a_desc =3D {
+	.init_sequence =3D rk050hr345_ct106a_init,
+	.display_mode =3D &rk050hr345_ct106a_mode,
+	.bus_format =3D MEDIA_BUS_FMT_RGB888_1X24,
+	.bus_flags =3D DRM_BUS_FLAG_DE_HIGH |
+		     DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,
+};
+
+static const struct of_device_id ili9806e_spi_of_match[] =3D {
+	{ .compatible =3D "rocktech,rk050hr345-ct106a", .data =3D &rk050hr345_ct1=
06a_desc },
+	{ }
+};
+MODULE_DEVICE_TABLE(of, ili9806e_spi_of_match);
+
+static const struct spi_device_id ili9806e_spi_ids[] =3D {
+	{ "rk050hr345-ct106a", },
+	{ /* sentinel */ }
+};
+MODULE_DEVICE_TABLE(spi, ili9806e_ids);
+
+static struct spi_driver ili9806e_spi_driver =3D {
+	.driver =3D {
+		.name =3D "ili9806e-spi",
+		.of_match_table =3D ili9806e_spi_of_match,
+	},
+	.probe =3D ili9806e_spi_probe,
+	.remove =3D ili9806e_spi_remove,
+	.id_table =3D ili9806e_spi_ids,
+};
+module_spi_driver(ili9806e_spi_driver);
+
+MODULE_AUTHOR("Dario Binacchi <dario.binacchi@amarulasolutions.com>");
+MODULE_DESCRIPTION("Ilitek ILI9806E LCD SPI Driver");
+MODULE_LICENSE("GPL");
--=20
2.43.0