From nobody Sat Feb 7 08:45:05 2026 Received: from mail-pf1-f180.google.com (mail-pf1-f180.google.com [209.85.210.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79D39345736 for ; Tue, 6 Jan 2026 15:25:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767713152; cv=none; b=LEZiVOPAx5S8/gs3CCMiDOWhmNj/RSG5i3oAJ+8bRKIb+p7B12bj5gNY2DA8JL11oiXrWXlh2el9lssT+egMvPY/PeBEDMvmaFToFd8fTBHTMbKje2Nhj8DTnxBEvR50OYLvAM7jBQ5r9J1e3meQ3zdpz2vqa61XOlDSEcYMCkg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767713152; c=relaxed/simple; bh=wSvUVpkYwfclBUHPQH/z06N2RxpwoeEByRIetHbneu4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=Ub0qcC+ArkVH9llGkyiRVtoxKWESOnjRKh14RAtMy/Vl4NdHyU6/ZyiCn3uUnYeKGjgNGPQAKj0PTwED2RZalMs68whjL5J2S+91nW4fa+WHPmS1w48dFS3Ss1FX8u9igH1Zd39GrR1oOFhI8R/EtfOjk9TgNfor7wn/3u9y2q4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iJAwN0gR; arc=none smtp.client-ip=209.85.210.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iJAwN0gR" Received: by mail-pf1-f180.google.com with SMTP id d2e1a72fcca58-7fc0c1d45a4so985839b3a.0 for ; Tue, 06 Jan 2026 07:25:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767713150; x=1768317950; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=ZtdXmTl9NRpLLoEu93y7W7YPxZRLcRxHS6BPm4Q5c0o=; b=iJAwN0gRjUDUTFFMwQxhOas4lo8gSfnBKW2c4bNYqFgMG2lvETAB/cfaL/KyVrx0uI PE4JTz94qMO5DBg52Ni38juyteFSZCEVZUgYjQyI+ZgQg2oVoehy5jbvX/5oRbAe1GzS qTQKDn5e/UnZ5J6X40BBXD3KqC7JAfBh+VThl43/p5j9Kd4tYlKkavcvzjii+VA8Y2dn 1wJkA8q7TRFQEnUYBEYGax+XWNln70qWqJq6U1FY8suBy8cGsJ3Yi/3kmKTLncoWJLxg pxStg48Eut2kwb2dm0w6Jsh2x1QDF3itGlxNiHMjwFmmnGkxX1vlDQRN++E61zt/xhnW GWMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767713150; x=1768317950; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=ZtdXmTl9NRpLLoEu93y7W7YPxZRLcRxHS6BPm4Q5c0o=; b=wvFV917AOa06fdamcJYMLYRXCAvC+rfcKPdj8nJkIHMZLcf2IhPiH5d+TP821Xk06x gm+H/DQ3nTFaCXMs8qs26Zupa37zQ8dOzeyiXmwAHwy8CcVURRkEU7Dx7Qmul5L6zeZr nta9mUtSJtXs/Loh1FjO8HdXj6srocapLP/OAdIk1JV1jYazhz5ERR/w+zd79ga8vcKA 9z1bymtrDQzaWx26xUUJG+Cnzr9DX0veVEH3bi0wjOWOPRYUzJarAPdcuNijKYvQ+xJC pp5ymI311rOul3Iv7E6/51GAQvE56msLWySCyVCp9BW32vpiIxbm8wI2guK2ATTHVVqD zujQ== X-Forwarded-Encrypted: i=1; AJvYcCWmfUR9tW+Wrn2Jr31XozHA+zIScDbxI6sXQYX4ZpdFmqUR7sSND5K/YS50kDpqWLBCtMfGol1u2AnSNdA=@vger.kernel.org X-Gm-Message-State: AOJu0YwWsWXIm0Ygz1Cny+rKtxAsVz1v305nXh+5AfoMNhiL+8tBkSbz NzXNSMqKQjnrMr+2QjaSu6tobJTRdOJmR8gwBfA92IA2omYF+WEPu+/M X-Gm-Gg: AY/fxX62hTjwJVkNUZ6IXvtxAvfoK2bM44DFjDXbqldqmF8HQO7G3VMbd7iblx3oiCd xh8pcMqEZ1UBP+gpSllYiyrWa62rwWazp00fpNJSyyyFLik8WV67DCUI1rchob7/fqSlKdLQXPb tCJidouX+taEivcSgshxtPoxVtPBQOpXqsdKTG4F8XE09mE1faSEh8rEk2ngjc2dQcXsSVwj9Ra kpp0h+SEG9P9a4YiPmGUPvgNesUTeeeo/FIQ1Gt21QdJEbM2KpWGbUV2rcrkgW4MOu7ebHP0yHh iTLM52mN0a0SrSkPIn9z+s3Xg9qibXUtnVBFts77sOhX3SRiB/NcxhhP8zoA6hvnm5KSVXdk/qN /53s4u1j5EEnVxM4F8Qh+X7D/oV+8PpNRVFdn3l3WyOGUUHaYjdLhh+ToiZDYXJOQTEXOPOLUxc bK07IUiCLyQaLyAclOe7JD+QjB4MRb2nbHp+nsRA== X-Google-Smtp-Source: AGHT+IFdf/FdCRxMGmLvrAXo1i5iIX1Eb7ltcmx8n4wRRcmotOUjW0iOFXIRwmsPQLkT4On14GhzVg== X-Received: by 2002:a05:6a00:439b:b0:7b7:5066:7f9 with SMTP id d2e1a72fcca58-81880494b45mr3168256b3a.7.1767713149800; Tue, 06 Jan 2026 07:25:49 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([223.181.106.200]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-819bb0de2d2sm2529469b3a.27.2026.01.06.07.25.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Jan 2026 07:25:49 -0800 (PST) From: Akhila YS Date: Tue, 06 Jan 2026 15:25:43 +0000 Subject: [PATCH v2] dt-bindings: mtd: st,spi-fsm: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260106-st-fsm-v2-1-7e0a2e18127a@gmail.com> X-B4-Tracking: v=1; b=H4sIAHYpXWkC/zXMywqDMBCF4VeRWTclk0tvq75HcWGTUQcaLYmEF sm7Nwpd/ofDt0KiyJTg1qwQKXPieaqhDg24sZsGEuxrg5LKotIo0iL6FMTFPLXRFs9SW6jnd6S ePzv0aGuPnJY5fnc347ZuxEmitH8io0Dh0furts4RmfsQOn4d3RygLaX8AC7tPnycAAAA X-Change-ID: 20251231-st-fsm-84b343517035 To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Angus Clark Cc: linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Akhila YS X-Mailer: b4 0.14.3 Convert STMicroelectronics SPI FSM Serial NOR Flash Controller binding to DT Schema. Signed-off-by: Akhila YS Reviewed-by: Rob Herring (Arm) --- Changes in v2: - Modify commit message. - Remove "pinctrl-0" from properties. - Delete maintainers list and add "Angus Clark" to maintainers. - Link to v1: https://lore.kernel.org/r/20260105-st-fsm-v1-1-d1dd935ccee4@g= mail.com --- .../devicetree/bindings/mtd/st,spi-fsm.yaml | 68 ++++++++++++++++++= ++++ Documentation/devicetree/bindings/mtd/st-fsm.txt | 25 -------- 2 files changed, 68 insertions(+), 25 deletions(-) diff --git a/Documentation/devicetree/bindings/mtd/st,spi-fsm.yaml b/Docume= ntation/devicetree/bindings/mtd/st,spi-fsm.yaml new file mode 100644 index 000000000000..77099dc0fe53 --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/st,spi-fsm.yaml @@ -0,0 +1,68 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/st,spi-fsm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics SPI FSM Serial NOR Flash Controller + +maintainers: + - Angus Clark + +description: + The STMicroelectronics Fast Sequence Mode (FSM) controller is a dedicated + hardware accelerator integrated in older STiH4xx/STiDxxx set-top box SoCs + (such as STiH407, STiH416, STiD127). It connects directly to a single + external serial flash device used as the primary boot device. The FSM + executes hard-coded or configurable instruction sequences in hardware, + providing low-latency reads suitable for execute-in-place (XIP) boot + and high read bandwidth. + +properties: + compatible: + const: st,spi-fsm + + reg: + maxItems: 1 + + reg-names: + const: spi-fsm + + interrupts: + maxItems: 1 + + st,syscfg: + $ref: /schemas/types.yaml#/definitions/phandle + description: Phandle to the system configuration registers used for bo= ot-device selection. + + st,boot-device-reg: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Offset of the boot-device register within the st,syscfg n= ode. + + st,boot-device-spi: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Expected boot-device value when booting from this SPI con= troller. + +required: + - compatible + - reg + - reg-names + - interrupts + - pinctrl-0 + +unevaluatedProperties: false + +examples: + - | + #include + spifsm@fe902000 { + compatible =3D "st,spi-fsm"; + reg =3D <0xfe902000 0x1000>; + reg-names =3D "spi-fsm"; + interrupts =3D ; + pinctrl-0 =3D <&pinctrl_fsm>; + st,syscfg =3D <&syscfg_rear>; + st,boot-device-reg =3D <0x958>; + st,boot-device-spi =3D <0x1a>; + }; +... diff --git a/Documentation/devicetree/bindings/mtd/st-fsm.txt b/Documentati= on/devicetree/bindings/mtd/st-fsm.txt deleted file mode 100644 index 54cef9ef3083..000000000000 --- a/Documentation/devicetree/bindings/mtd/st-fsm.txt +++ /dev/null @@ -1,25 +0,0 @@ -* ST-Microelectronics SPI FSM Serial (NOR) Flash Controller - -Required properties: - - compatible : Should be "st,spi-fsm" - - reg : Contains register's location and length. - - reg-names : Should contain the reg names "spi-fsm" - - interrupts : The interrupt number - - pinctrl-0 : Standard Pinctrl phandle (see: pinctrl/pinctrl-bindings.t= xt) - -Optional properties: - - st,syscfg : Phandle to boot-device system configuration regis= ters - - st,boot-device-reg : Address of the aforementioned boot-device registe= r(s) - - st,boot-device-spi : Expected boot-device value if booted via this dev= ice - -Example: - spifsm: spifsm@fe902000{ - compatible =3D "st,spi-fsm"; - reg =3D <0xfe902000 0x1000>; - reg-names =3D "spi-fsm"; - pinctrl-0 =3D <&pinctrl_fsm>; - st,syscfg =3D <&syscfg_rear>; - st,boot-device-reg =3D <0x958>; - st,boot-device-spi =3D <0x1a>; - }; - --- base-commit: cc3aa43b44bdb43dfbac0fcb51c56594a11338a8 change-id: 20251231-st-fsm-84b343517035 Best regards, --=20 Akhila YS