From nobody Fri Jan 9 01:34:40 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5AAAF314D21 for ; Sun, 4 Jan 2026 19:06:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767553568; cv=none; b=d7EO4L03ndnKPAL6Gk4UpL/2RDGI1eqG0qDb0Q5xyqnTLG9+4baHjldQDl+XnrAYd+DcqfJ8D56lW1Cpc7O+1zIkgpZpfKPDHqjIgOM4wmCezKxX4DNUtyMDPcW4E38LPurdQW487aZJRJS7ucI/RRQxp4yuQPUBqFXHv1iFl80= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767553568; c=relaxed/simple; bh=ZK5uX/GFgJyLUCjHyioeL6D474O5WD3tQ+XmE+pnOXY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Wyq8ExsKSlP4ABgF+1+cJbN3MQ5M7mF6MQ/tVAG2mq/2/V4UrDU2bl/oteB94kuOUk8gBKoLHxBTtza8PojjPwPr8FmDa96r+Vg4TOcT0AycICOZn/8d1PBkRJQLQEgWJU0f3S1N4hHD0kGgQ7bUSKQKJXl/Ug5RJnH2VsPpqYA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=M/KXFfz4; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="M/KXFfz4" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-42fbc305882so6341914f8f.0 for ; Sun, 04 Jan 2026 11:06:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767553565; x=1768158365; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ebOgnSrN48fxkQK6SNZdklEbQHgjDwwzirduEj6RKHM=; b=M/KXFfz4uhkYjYVd/3lHbuegZWbcG7ha/fgAZApixkl1N3lYBzm4OUi6rHLNnY94yF mcrNIHtl1aiVOTDc2GujyWDQDL4RAt4WGyhONM/qycMYwOrWSo/Bw4T6orFGpTjdnGG8 7FOgVaBRuwYICbBpECQqJikEwt5kxN+AgIF8vwFTyPf6kew0W8HvhE1VS2BFac7LPDgv b1NLPL+5VWYv1GxawfF1Ti30U8fF0AvNr+2fYu0DtOb2h0bdyMk53ITisT8CeadP05L4 hDvFjGonMXNnVDbjCRhH1XwQxoqcvn/i75j2ybebO5r7EX/koWSqICEHmSdVPft+LCQj /kmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767553565; x=1768158365; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ebOgnSrN48fxkQK6SNZdklEbQHgjDwwzirduEj6RKHM=; b=nuCMEDrGnqfUPtYuJaPBWk5DMXOna3j9Bx5BGXgg+ZuFVzbzuep2ggd012jvuvRell p7UEUFlGlwbRa0UlQxaDsgiKI9BZvlg1upv/6hTE/5u078lb+yb9WsxUMxMGFKTV98dC Bw8QPCBqEmNCWkq8RZjtiuqw5+JRB7Dv2iSSYP5C+/fVxQhX0ryi9Q0Jse5tCQyYVpDD Py8WFFGIn2dBe7mna8bdoYk5docX0uTrW7nTpWpNaYGGN6ivM+Lktoorz+Xh6vRORgmQ 5lo/7ClRtOnhhJ6DK4DOGVoS4/pEMCpX3Gpc7GkV7HlkTt2ZXPFYhvPh0/Y0quvYlRV2 gHlQ== X-Forwarded-Encrypted: i=1; AJvYcCVdthsb+iMXXFRDu12JH3SraUbz/TRNdDzkd0DCQTmXMqZPRAYB7d3U1OMbVuyZXD3hglgaNwmTK2XRuE0=@vger.kernel.org X-Gm-Message-State: AOJu0YwBof8s0DnUiaKPnuVH85OLfuNqPWglv1a+HIiZxfx8epJ68IJJ z68mRbOJQtb3vFSpQ/yDurATP4Z6s9lze3Y88PQX5uD4ddXXJNqc6/4C X-Gm-Gg: AY/fxX7oUvHNUpCnmjAg6sSC6MB4xDvyOzFlROb1gz77/s9YhIArVo7nzKHxS3Ylgq+ u8S59NG02bEwqlKtIUyBi1fCKg5VktV3gLA4PxKacB9aKU/L4th+kqcrn4qtph2Xaqjj0bhVVWq oVJG9Z03rrcjXAi7W1E0LXvOAzJ+UBXcX99kSq6kuEv6Es1Ebre6OrDvq0efnFzBdba4Q2wN5I2 iP5/6T83frRkIV3WcQDQf50gjyai9EUzERY63mdG+1rJhjuPUD7co6A71n0tz5D/b7840dHjRgi SDpiEf31oIiOJaHa+A0Tvzh4k3aelS20oevZ1TacX1Qe7QyoL4PougS9ZgI4jmRHNvCdsUdge9Z W3MQycXmPE9mJfPjYXC3imcai1/56MDLEnW1plHlFYG4uGIs7mzr1VsZbCYtbzGmuZit0zTS9Ue fumLObgZXq0TqgTHQEFO1jiY/ape6TMTgcm7CRXpY= X-Google-Smtp-Source: AGHT+IHIP5Wv68Zp/SZhZsLMise/WRvMupz/fef9S9rk4hz4fUw3ic6mFpAGlWl+s7LC1UyZTgG9FQ== X-Received: by 2002:a5d:584e:0:b0:430:f622:8cca with SMTP id ffacd0b85a97d-4324e511553mr63803347f8f.56.1767553564535; Sun, 04 Jan 2026 11:06:04 -0800 (PST) Received: from localhost.localdomain ([2400:adc1:447:6d00:1c1a:7818:23f6:aae1]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4324eab2c4fsm96505089f8f.42.2026.01.04.11.06.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 Jan 2026 11:06:04 -0800 (PST) From: Mahad Ibrahim To: Mahad Ibrahim , Hans de Goede , Mauro Carvalho Chehab Cc: Andy Shevchenko , Sakari Ailus , Greg Kroah-Hartman , linux-media@vger.kernel.org, linux-staging@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [PATCH v1 5/5] media: atomisp: Convert comments to kernel-doc Date: Mon, 5 Jan 2026 00:05:09 +0500 Message-ID: <20260104190509.19683-6-mahad.ibrahim.dev@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260104190509.19683-1-mahad.ibrahim.dev@gmail.com> References: <20260104190509.19683-1-mahad.ibrahim.dev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Existing comments in mmu_public.h used Doxygen syntax and had inconsistent formatting. Convert the function documentation to the standard kernel-doc format to adhere to the Linux kernel coding style. Signed-off-by: Mahad Ibrahim --- .../hive_isp_css_include/host/mmu_public.h | 59 +++++++++---------- 1 file changed, 27 insertions(+), 32 deletions(-) diff --git a/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mm= u_public.h b/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mm= u_public.h index 611755e88e9f..b321f4101193 100644 --- a/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mmu_publi= c.h +++ b/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mmu_publi= c.h @@ -11,49 +11,45 @@ #include "device_access.h" #include "assert_support.h" =20 -/* - *! Set the page table base index of MMU[ID] - * - *\param ID[in] MMU identifier - *\param base_index[in] page table base index +/** + * mmu_set_page_table_base_index() - Set the page table base index of MMU[= ID] + * @ID: MMU identifier + * @base_index: page table base index * - *\return none, MMU[ID].page_table_base_index =3D base_index + * Return: none, MMU[ID].page_table_base_index =3D base_index */ void mmu_set_page_table_base_index(const mmu_ID_t ID, const hrt_data base_= index); =20 -/* - *! Get the page table base index of MMU[ID] +/** + * mmu_get_page_table_base_index() - Get the page table base index of MMU[= ID] + * @ID: MMU identifier * - *\param ID[in] MMU identifier - * - *\return MMU[ID].page_table_base_index + * Return: MMU[ID].page_table_base_index */ hrt_data mmu_get_page_table_base_index(const mmu_ID_t ID); =20 -/* - *! Invalidate the page table cache of MMU[ID] - * - *\param ID[in] MMU identifier +/** + * mmu_invalidate_cache() - nvalidate the page table cache of MMU[ID] + * @ID: MMU identifier * - *\return none + * Return: none */ void mmu_invalidate_cache(const mmu_ID_t ID); =20 -/* - *! Invalidate the page table cache of all MMUs +/** + * mmu_invalidate_cache_all() - Invalidate the page table cache of all MMUs * - *\return none + * Return: none */ void mmu_invalidate_cache_all(void); =20 -/* - *! Write to a control register of MMU[ID] - * - *\param ID[in] MMU identifier - *\param reg[in] register index - *\param value[in] The data to be written +/** + * mmu_reg_store() - Write to a control register of MMU[ID] + * @ID: MMU identifier + * @reg: register index + * @value: The data to be written * - *\return none, MMU[ID].ctrl[reg] =3D value + * Return: none, MMU[ID].ctrl[reg] =3D value */ static inline void mmu_reg_store(const mmu_ID_t ID, const unsigned int reg= , const hrt_data value) { @@ -62,13 +58,12 @@ static inline void mmu_reg_store(const mmu_ID_t ID, con= st unsigned int reg, cons ia_css_device_store_uint32(MMU_BASE[ID] + reg * sizeof(hrt_data), value); } =20 -/* - *! Read from a control register of MMU[ID] - * - *\param ID[in] MMU identifier - *\param reg[in] register index +/** + * mmu_reg_load() - Read from a control register of MMU[ID] + * @ID: MMU identifier + * @reg: register index * - *\return MMU[ID].ctrl[reg] + * Return: MMU[ID].ctrl[reg] */ static inline hrt_data mmu_reg_load(const mmu_ID_t ID, const unsigned int = reg) { --=20 2.47.3