From nobody Fri Jan 9 01:10:41 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1745C314B86 for ; Sun, 4 Jan 2026 19:06:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767553563; cv=none; b=jYYzQCBm0xjvCXsi1zp+bg4flhtzWF/4Zvy+TkM1RwirrsfJ0lvAbSuZtkf9Y3c6hS4y10ZrabBANTedxB/+M3vnwHHXLp8jeGMPGuQkZbYNUuSppbuDdaIxQDogSdEBGQYo1zvtvW5+SC3QXLWtYDkFtdVL6KclNj/bZyqrZoQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767553563; c=relaxed/simple; bh=NSa0ydNb2NewPQiwrxnfe27gMuqCMYdIWFpwwvfk7K4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Yy+TuJCWZm47eu8rA2m0M29hjY7vWzHBq2C5Vhnu4V8kvyok7lii+9ynB4eNsS1qU/zqWPNx/KL44YEEl/IEplU9QIexjveAj7ypXlkln+s4Qq2Ti3kkQxVt9iLLrBZg2W1oGDkudl7NxsepxSEZCtyVoW8bzz5vTJnExqxhiZw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZdaOSVNg; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZdaOSVNg" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-47aa03d3326so86415365e9.3 for ; Sun, 04 Jan 2026 11:06:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767553560; x=1768158360; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eRnKQCftC330uBXvExSnKK33O3Emg004thzOz4/211g=; b=ZdaOSVNgNcI/Bf0AMbzJ/1xmjFerZF06sUwqFSRmMMKDIor0HpedwVTWQOn8ZZzytZ RmkHRQcoPxagMk1ijhLFhwe1GyTrCi3vfdp8X3fXJfRlkO1Z8fIx7pra78wmOYIzntod UWpiYzJRe8kX3pAc57kV1i8ExpAbN/baekv4NSJJuk/gJFgs+4Cw7jL3Zez4R4FETsjr le/mmkge/g+5Jh3qjXatkInV2+msWDQ3bpfnYeN4Zr19BeWzKX0XHoeEDFGNAoOyLX+V pZUceW2/Mjm2VPrE+y1ZrqkY5MJUveFsK3GYlSAagC3ic01Ob3D4aqzDp0SeWAoVpaz4 qQQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767553560; x=1768158360; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=eRnKQCftC330uBXvExSnKK33O3Emg004thzOz4/211g=; b=vJBa5yOWHSb5Uoos6WGeIkNCRfhTZercGHeUrpIJ17QV5Xr2QTRV0BJelBLGP1tHX3 OynC3IiIY7V6lEu90CA6JwgLfGtTRe21rp5Nrn/rarG5KKKWwB9kmewMX3QBnjq6QXJa ytbDxOhDoJEh6oZFVw+iyJN9NPGUj4Anlr3r3s38sxJzm8ESeXG/EKUMNU1H9YM2NRap 7Mi11YaAxzAOeFa5XUNCZxNtGvWDzWcZjt8XMO4MX7hOMZpeX0Z7Whoziqzw0yfuz4WY cQybr2LoziSgnDe3cqQSN7MgA9pFPao38qWADn0O/Spg9wJh2N1u/+0WUkQIwStwpHzL kKnA== X-Forwarded-Encrypted: i=1; AJvYcCVWeRTRWYGUzyorFTVV6rrGVaXH2n5eAjux/y//VgfSBeNSPn2Bstz3ZJ+cj3PEZt7I4rolhfKR17SSeLM=@vger.kernel.org X-Gm-Message-State: AOJu0Yz9qCOp7k6WaXZdzA89nXw/Vl3nHuKSoDQujlhFHPBRuW9p/cdV CYbcgqXJxLJrJY7fi0aCYJiSBaOzyeCRDJnjyplr/nwY+iVIuLz/Yyaj X-Gm-Gg: AY/fxX7JBQoRFD8D7hTkNp18IvkWciliN7R488znPSUKbM0j49KglrYVABwh9qTweTr 3mti4efCzekT8uE81SP9CP5pRocRlN2RYaKe1t+Iur3kPcxjhKWrWzgV+l1OMK/TSQP1H95aTPs wp/40/efw5j/C/FgiOM7JIy/8WdUPyBcCudVN/f4nob7D7HTE0fg5XnvCiK2CzKZnUC5fmpj6kq KIdZcu+3OJgFjDDVdmTLE+E2ILM2sbhLjGLZcaw27z1yNxulhMF7vKyacXWHq1zgaQLYEyo9EBv fxehCnhiOIAxQ4bjQzBbL7OzA8TPX6IAZHIpeTKDirCR523xO92HzZHjdHmlawSUuz9rwLIFuY1 n7RCY3OrZBffw200RuKas9zm0VZt9XdjJFaCtfF87PJYA6VsdoVQYdzM/s8nbscgvpLUvrvm2ok fIKTN0bv7hEYXZv6lb15zZ1WqDISfPjPTmo3vUWjQ= X-Google-Smtp-Source: AGHT+IHsQnN2VPxYp9iDD0AHlXOkhb01+CEtZhlhG8AY1CequXMX/3Y8Lilm3EOsO9rHTI988aVnkw== X-Received: by 2002:a05:600c:470a:b0:477:7b16:5f9f with SMTP id 5b1f17b1804b1-47d1958a61fmr575821605e9.31.1767553560265; Sun, 04 Jan 2026 11:06:00 -0800 (PST) Received: from localhost.localdomain ([2400:adc1:447:6d00:1c1a:7818:23f6:aae1]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4324eab2c4fsm96505089f8f.42.2026.01.04.11.05.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 Jan 2026 11:05:59 -0800 (PST) From: Mahad Ibrahim To: Mahad Ibrahim , Hans de Goede , Mauro Carvalho Chehab Cc: Andy Shevchenko , Sakari Ailus , Greg Kroah-Hartman , linux-media@vger.kernel.org, linux-staging@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [PATCH v1 3/5] media: atomisp: Fix block comment coding style Date: Mon, 5 Jan 2026 00:05:07 +0500 Message-ID: <20260104190509.19683-4-mahad.ibrahim.dev@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260104190509.19683-1-mahad.ibrahim.dev@gmail.com> References: <20260104190509.19683-1-mahad.ibrahim.dev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Fix checkpatch.pl warnings regarding block comments. Add missing asterisks to block comments to adhere to the kernel coding style. Signed-off-by: Mahad Ibrahim --- .../hive_isp_css_include/host/mmu_public.h | 74 ++++++++++--------- 1 file changed, 40 insertions(+), 34 deletions(-) diff --git a/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mm= u_public.h b/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mm= u_public.h index 90a2e4e8f510..c3495ec4835c 100644 --- a/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mmu_publi= c.h +++ b/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mmu_publi= c.h @@ -11,45 +11,50 @@ #include "device_access.h" #include "assert_support.h" =20 -/*! Set the page table base index of MMU[ID] - - \param ID[in] MMU identifier - \param base_index[in] page table base index - - \return none, MMU[ID].page_table_base_index =3D base_index +/* + *! Set the page table base index of MMU[ID] + * + *\param ID[in] MMU identifier + *\param base_index[in] page table base index + * + *\return none, MMU[ID].page_table_base_index =3D base_index */ void mmu_set_page_table_base_index(const mmu_ID_t ID, const hrt_data base_= index); =20 -/*! Get the page table base index of MMU[ID] - - \param ID[in] MMU identifier - \param base_index[in] page table base index - - \return MMU[ID].page_table_base_index +/* + *! Get the page table base index of MMU[ID] + * + *\param ID[in] MMU identifier + *\param base_index[in] page table base index + * + *\return MMU[ID].page_table_base_index */ hrt_data mmu_get_page_table_base_index(const mmu_ID_t ID); =20 -/*! Invalidate the page table cache of MMU[ID] - - \param ID[in] MMU identifier - - \return none +/* + *! Invalidate the page table cache of MMU[ID] + * + *\param ID[in] MMU identifier + * + *\return none */ void mmu_invalidate_cache(const mmu_ID_t ID); =20 -/*! Invalidate the page table cache of all MMUs - - \return none +/* + *! Invalidate the page table cache of all MMUs + * + *\return none */ void mmu_invalidate_cache_all(void); =20 -/*! Write to a control register of MMU[ID] - - \param ID[in] MMU identifier - \param reg[in] register index - \param value[in] The data to be written - - \return none, MMU[ID].ctrl[reg] =3D value +/* + *! Write to a control register of MMU[ID] + * + *\param ID[in] MMU identifier + *\param reg[in] register index + *\param value[in] The data to be written + * + *\return none, MMU[ID].ctrl[reg] =3D value */ static inline void mmu_reg_store(const mmu_ID_t ID, const unsigned int reg= , const hrt_data value) { @@ -58,13 +63,14 @@ static inline void mmu_reg_store(const mmu_ID_t ID, con= st unsigned int reg, cons ia_css_device_store_uint32(MMU_BASE[ID] + reg * sizeof(hrt_data), value); } =20 -/*! Read from a control register of MMU[ID] - - \param ID[in] MMU identifier - \param reg[in] register index - \param value[in] The data to be written - - \return MMU[ID].ctrl[reg] +/* + *! Read from a control register of MMU[ID] + * + *\param ID[in] MMU identifier + *\param reg[in] register index + *\param value[in] The data to be written + * + *\return MMU[ID].ctrl[reg] */ static inline hrt_data mmu_reg_load(const mmu_ID_t ID, const unsigned int = reg) { --=20 2.47.3