From nobody Sat Feb 7 06:13:28 2026 Received: from mail-pj1-f51.google.com (mail-pj1-f51.google.com [209.85.216.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 092C25661 for ; Sun, 4 Jan 2026 11:23:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767525793; cv=none; b=iyOF5FkWtqVuK+BC/F46GglJv8jaDboLsQC/qzqqqGXdJ6lQ1X+4CgfrDWuXmmmtJCM3v+WQYTui3oykI1ZmI2up0NcV3EvOGwc8EQP/OCNBwr6RlrZZe6bk8BdquAY+xWBK+5sbfCO4hTv3tNt42QU4/gaEQ1KOdQ6tbpMFbmE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767525793; c=relaxed/simple; bh=npSTI0tSsTDDUZL6ZjT89SNLiAlyAlKWqP8kIF7GmEE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=j6iiOmZKeEP4gXg8LVr7AVnHqJYjl0rDjMyPtfqgxf1H4cR/aOoLKZCz28fT+viu8ogoGGWSzxrK4bs+sOOBA40H07I+TF5do5FEu3nugHWOAdKMCZ8QvgwDHX1eoLQlrafCjClGEEtzLV/vyzchyjjz1HZQ8Cx2/rxk/WaBrE4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=f8UsvlGB; arc=none smtp.client-ip=209.85.216.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="f8UsvlGB" Received: by mail-pj1-f51.google.com with SMTP id 98e67ed59e1d1-34c718c5481so12628466a91.3 for ; Sun, 04 Jan 2026 03:23:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767525791; x=1768130591; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=G96jDgA1E2l3Yn0qNuopB/AyEGtTf6lIYwJ3Mkdboew=; b=f8UsvlGBnsAuhMc6ydNozooG1Euko85CLay2bwOui/G3CQbxH6kUSujwzsm8wmtaw0 Ze/PzAHFLtiaIvPGgvKAjiKpgEnj8Erth1MH/bqyGE9da+JusMCA7+zi6eC5jKJkvBc+ q8mS6K6yAK81hWnS4XqD0txZLGu+vcxorp2pcHsN8cQAsu2/zE+d5xF949jGrCnMWmpy fqoVMLQ9T/+/voC47j/KJNmkTID4GyZQ8W2bu8Z06yU80NLR1kyPTgxIRA8GtCRwb5q2 on/W5Q6C9nWz+4IM1ng2R91whM1Dr2PCBMP+LlOIx0totaw7gosdg5aMLU5F105hlaH6 e2/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767525791; x=1768130591; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=G96jDgA1E2l3Yn0qNuopB/AyEGtTf6lIYwJ3Mkdboew=; b=eomuZdFw2pcjcrvJFMoo7nCDj67Llm/dwEiU1nwLcJJWYXiqf+jUOc7unYlmq3r+JF gf/UbChZKWYA1Hb9ed7BT3w8tfSRjNOS5958ntARVEiRkPpqduUDseu7aidhs5b8I4R2 KZHxPn+kc4hRZHl4oIijSSQVkWhTjFZnpYFt8KSAm7LNRttDNRqCC0J4rH5TDXLFxChK oCC3OXFCpniMomQuWWKq8475F+/+ILz7+/DIPAgaMHoDhnk+5LOEM1XXqWOOx+VPKyWA t/B1MHgD/B8lhpiaW9csgb+rpiCrd6q0N56Rxh8fwDFLODOkRF8EkSvA0hi0hfebuIt5 CSJA== X-Forwarded-Encrypted: i=1; AJvYcCVURLNyiH5wXjBifzXm1TrM4o4gV90vFEEued2pvigQIWaM8o09Tt4yAwSAGaNTwh4GGjgx5+F2GQIovDA=@vger.kernel.org X-Gm-Message-State: AOJu0Yzuqcd20Ri2duJ8s1UP5aFb0vTVj7y6NUFTvAUm9CgceHfLE12M j5ZLzy3shhGJASRzn8R7sWERcl5hNZnhMO2mP7AqGrK1If+3bKJtUJMBUSm5Xw== X-Gm-Gg: AY/fxX7lTNiOaxbDwHkXftCAHsoLnDlPZLkNFvzWCuq6Lg+pDwYbXL1k+T4xeSGkQN6 o+EsE91i+OXiFytTeCtsWLmcLPRKukY3PEj/zPWXf4+8hZBzqdgiLkohFXR6wkRldHWJGOKa/Dn b37Va2UefQKA4pSdfHLbKV3l0eKPo/ktjAC6VPHVhBgu8hFRtheeMVkdQE9F32FvJF8TpaXsB+p /CsABTLN9c6Y/fIsqwVm3fj4WnnUV0lVO0fKT++qqPt3sqtSz6trQSKsA0UwQqVlcE4vOozgOQZ rvyJYwP86BNdO/SU9rrBSZaCF407/1BOHB4R/5k1a3IJI9f8lwkyuzdQiKJ6UFBulJk0T8qM9vg ZKzzU+giQ6/KXlqSSa6n+U06CkeZUyVFWc4T6Zm4ffe/39GbGIJOiKdcmSTS3A2UTNz783/+XZ9 NqZQOiDfRZT2l/Z4QY8dtqB5hZt0PlIZ6FXA== X-Google-Smtp-Source: AGHT+IEPGCXrVIijArtHz2L+XXcTUNqsrO8wR5x/CMAdqzled4QYnZbK0goA5DKpZXsrONGlwN9SJA== X-Received: by 2002:a17:90b:4d87:b0:340:e521:bc73 with SMTP id 98e67ed59e1d1-34e921371c5mr38458142a91.5.1767525791257; Sun, 04 Jan 2026 03:23:11 -0800 (PST) Received: from Black-Pearl.localdomain ([115.99.253.182]) by smtp.googlemail.com with ESMTPSA id 98e67ed59e1d1-34f45cf5ff9sm2072867a91.6.2026.01.04.03.23.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 Jan 2026 03:23:10 -0800 (PST) From: Charan Pedumuru Date: Sun, 04 Jan 2026 11:23:04 +0000 Subject: [PATCH v5] dt-bindings: mtd: nvidia,tegra20-nand: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260104-nvidia-nand-v5-1-0e147e416b4b@gmail.com> X-B4-Tracking: v=1; b=H4sIAJdNWmkC/13OwW7CMAzG8VdBOS8odlyHcuI9ph3SxgVLI0XtF G1CffcFtAnK8bP0+8tXM8ukMpv95momKTrrmOto3jamP8V8FKupboMOG3AANhdNGm2OOVmH1Pc hyq5z0VRxmWTQ73vt/aPuk85f4/Rzjxe4Xf863q06BSzYwEAChDts8XA8R/3c9uPZ3DoFHxaxX VustuM2pDYgda57tf7J+vX/xVeLwoGZkudAr5b+Lbv69NpStR4aHogHHxt5tsuy/AKR9TQOWgE AAA== X-Change-ID: 20251011-nvidia-nand-024cc7ae8b0a To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Stefan Agner , Lucas Stach Cc: linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Convert NVIDIA Tegra NAND Flash Controller binding to YAML format. Changes during Conversion: - Define new properties `power-domains` and `operating-points-v2` because the existing in tree DTS uses them. - Modify MAINTAINERS references to point the created YAML file. Signed-off-by: Charan Pedumuru Reviewed-by: Rob Herring (Arm) --- Changes in v5: - Modify MAINTAINERS references to point YAML instead of TEXT file. - Link to v4: https://lore.kernel.org/r/20260103-nvidia-nand-v4-1-3156f46f3= a5e@gmail.com Changes in v4: - Changed the the reg property for nand child node. - Link to v3: https://lore.kernel.org/r/20251231-nvidia-nand-v3-1-2e67664d3= 674@gmail.com Changes in v3: - Removed pattern properties for partition. - Used single quotes for nand string in pattern properties. - Modified maxItems value and added minItems to reg property under nand chi= ld node. - Link to v2: https://lore.kernel.org/r/20251229-nvidia-nand-v2-1-b697d9724= b0b@gmail.com Changes in v2: - Edited the commit description to match the updated changes. - Modified the description for the YAML. - Removed all the duplicated properties, defined a proper ref for both pare= nt and child nodes. - Removed unnecessary properties from the required following the old text binding. - Link to v1: https://lore.kernel.org/r/20251030-nvidia-nand-v1-1-7614e1428= 292@gmail.com --- .../bindings/mtd/nvidia,tegra20-nand.yaml | 102 +++++++++++++++++= ++++ .../bindings/mtd/nvidia-tegra20-nand.txt | 64 ------------- MAINTAINERS | 2 +- 3 files changed, 103 insertions(+), 65 deletions(-) diff --git a/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml= b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml new file mode 100644 index 000000000000..b417d72fa0de --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml @@ -0,0 +1,102 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/nvidia,tegra20-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra NAND Flash Controller + +maintainers: + - Jonathan Hunter + +allOf: + - $ref: nand-controller.yaml + +description: + The NVIDIA NAND controller provides an interface between NVIDIA SoCs + and raw NAND flash devices. It supports standard NAND operations, + hardware-assisted ECC, OOB data access, and DMA transfers, and + integrates with the Linux MTD NAND subsystem for reliable flash manageme= nt. + +properties: + compatible: + const: nvidia,tegra20-nand + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: nand + + resets: + maxItems: 1 + + reset-names: + items: + - const: nand + + power-domains: + maxItems: 1 + + operating-points-v2: + maxItems: 1 + +patternProperties: + '^nand@': + type: object + description: Individual NAND chip connected to the NAND controller + $ref: raw-nand-chip.yaml# + + properties: + reg: + maximum: 5 + + unevaluatedProperties: false + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - resets + - reset-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + nand-controller@70008000 { + compatible =3D "nvidia,tegra20-nand"; + reg =3D <0x70008000 0x100>; + interrupts =3D ; + clocks =3D <&tegra_car TEGRA20_CLK_NDFLASH>; + clock-names =3D "nand"; + resets =3D <&tegra_car 13>; + reset-names =3D "nand"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + nand@0 { + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-bus-width =3D <8>; + nand-on-flash-bbt; + nand-ecc-algo =3D "bch"; + nand-ecc-strength =3D <8>; + wp-gpios =3D <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>; + }; + }; +... diff --git a/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt = b/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt deleted file mode 100644 index 4a00ec2b2540..000000000000 --- a/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt +++ /dev/null @@ -1,64 +0,0 @@ -NVIDIA Tegra NAND Flash controller - -Required properties: -- compatible: Must be one of: - - "nvidia,tegra20-nand" -- reg: MMIO address range -- interrupts: interrupt output of the NFC controller -- clocks: Must contain an entry for each entry in clock-names. - See ../clocks/clock-bindings.txt for details. -- clock-names: Must include the following entries: - - nand -- resets: Must contain an entry for each entry in reset-names. - See ../reset/reset.txt for details. -- reset-names: Must include the following entries: - - nand - -Optional children nodes: -Individual NAND chips are children of the NAND controller node. Currently -only one NAND chip supported. - -Required children node properties: -- reg: An integer ranging from 1 to 6 representing the CS line to use. - -Optional children node properties: -- nand-ecc-mode: String, operation mode of the NAND ecc mode. Currently on= ly - "hw" is supported. -- nand-ecc-algo: string, algorithm of NAND ECC. - Supported values with "hw" ECC mode are: "rs", "bch". -- nand-bus-width : See nand-controller.yaml -- nand-on-flash-bbt: See nand-controller.yaml -- nand-ecc-strength: integer representing the number of bits to correct - per ECC step (always 512). Supported strength using HW ECC - modes are: - - RS: 4, 6, 8 - - BCH: 4, 8, 14, 16 -- nand-ecc-maximize: See nand-controller.yaml -- nand-is-boot-medium: Makes sure only ECC strengths supported by the boot= ROM - are chosen. -- wp-gpios: GPIO specifier for the write protect pin. - -Optional child node of NAND chip nodes: -Partitions: see mtd.yaml - - Example: - nand-controller@70008000 { - compatible =3D "nvidia,tegra20-nand"; - reg =3D <0x70008000 0x100>; - interrupts =3D ; - clocks =3D <&tegra_car TEGRA20_CLK_NDFLASH>; - clock-names =3D "nand"; - resets =3D <&tegra_car 13>; - reset-names =3D "nand"; - - nand@0 { - reg =3D <0>; - #address-cells =3D <1>; - #size-cells =3D <1>; - nand-bus-width =3D <8>; - nand-on-flash-bbt; - nand-ecc-algo =3D "bch"; - nand-ecc-strength =3D <8>; - wp-gpios =3D <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>; - }; - }; diff --git a/MAINTAINERS b/MAINTAINERS index e791f18b61d8..519dac4cc9c9 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -24829,7 +24829,7 @@ TEGRA NAND DRIVER M: Stefan Agner M: Lucas Stach S: Maintained -F: Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt +F: Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml F: drivers/mtd/nand/raw/tegra_nand.c =20 TEGRA PWM DRIVER --- base-commit: 43edce71d70c603d3f3f1b1c886f65cd02d80c24 change-id: 20251011-nvidia-nand-024cc7ae8b0a Best regards, --=20 Charan Pedumuru