From nobody Sun Feb 8 06:22:15 2026 Received: from mail-pl1-f180.google.com (mail-pl1-f180.google.com [209.85.214.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 645281EB5FD for ; Sat, 3 Jan 2026 05:09:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767416955; cv=none; b=rHWqDq0rEFlyaQdKpfdAVDqBkG+mXVFcqKDMRgXxEb6tBGAOPy933Of7TIQUAgk8PKqcREytgm6ieddk8V4+t/A9cS49jdtxy5YYtyQoGHOSTeHVJuYt4sV5Vf5eubF1Wg77cVNmMM4w48qe3MFteT6FiobPF0jdEsYbVcoStvU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767416955; c=relaxed/simple; bh=PugwIf1PTeDTsgwTth9O71CLUk6w7Dby4OTpfRIHbIQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=CwoM5tzgNhLDGmZQX2n2HNCNSAWEqQHLX7cSse+GiKMe7iBobCIvJKpo44T89kjnFFvY6yRhK+vX7iEKT2FyMWbh2zGv3PP+S9TX2nDwqgwL5XYBEWfrRVkj7wqwX5lt8WuwVcjRqEugd4ubnJMu5SLzfxdEdsgU/9CLyRfRRPI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=EX+dHBk3; arc=none smtp.client-ip=209.85.214.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="EX+dHBk3" Received: by mail-pl1-f180.google.com with SMTP id d9443c01a7336-2a0f3f74587so178298225ad.2 for ; Fri, 02 Jan 2026 21:09:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767416952; x=1768021752; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=T8+CQv8mpkcn2J1lV6g4DbhVMQ5AvRmITHsSXIikepw=; b=EX+dHBk3jYXu69oPEwKUwZVCV+OJHgh2qnnKZbb1UwC9JDtSUYR1F7OKqc553L8lyg zjzIeujo3AfQXBtbBvUJ4nIA338RSvRIfANg153ofnHxogh80WoOZBEvxdsAJUIsm2tK 7pTpyRJ6+ToKVrQh1PLLty7s2mVy3j7vxi5jYq6R4PyczKygyO/lqhP71C1EO/9kYdOY dY9XHh04W6xLeNCQyjiBesGpxB3pf50+z1iQKJgpvOa/oudBDleZrtZmUe36xkV789Qo BpeyKbnFJkcdfNq5MZ2EVsRYRnNQJls5bCAMORU8zsAZ/pWiYeC6dY6PTsYHhJOmDCaU ZibA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767416952; x=1768021752; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=T8+CQv8mpkcn2J1lV6g4DbhVMQ5AvRmITHsSXIikepw=; b=UVSZHOB1fTD5GMafxRlmP4TLjl7sA3ejVVoOiTkOH+4bD6JgyDaRN+/1yPBqQLdMKR s9xYAf/Gy7nFkokqv6Fp+J3xpVQWY5f+lxC6uKPxRZVWp88qFAZ9blex695sfJhJk2yG VLtTZf7N7y8icIv7i82zBrMUkyj3IS3ocJ/1jiEPV5MV5Wd5VrDK301OGju8gNaisaH9 AS/UQG4BeQFoeSHOUVnOFXuVxEsV2n32ZE8tPU4BOM4nGSIazIS85hpF3jxNmNPBrC/F OjTxnGoN1uTxdV/j+IV22GKyVzM0Dih34OvB/BIUgnueOp0WhqMWhJzkZP9bZC2sdL3B xInA== X-Forwarded-Encrypted: i=1; AJvYcCVUiZDMGdSQ2ABUVaa9vIrYSQBUvqdhKeSa7rsY5b7ceU1cH6xWL7VEEZPFw43qc1xGRoNY2xnv7NqW/zw=@vger.kernel.org X-Gm-Message-State: AOJu0Yze9g4BTTCdnd3V4xXUdknnjLp7bf4zpaOfeJ7zFYmQg/eQls19 XHZTvve6olBqltnlMcaxzkwTvXF6T4UjQ4xxaAYmNWb2Z+6AYvbkMQfW X-Gm-Gg: AY/fxX56Yds3roKzVBXEXRdS0lgZv5ACRjXPUwopNyKobzrgcweQ+376PR93iT00J1A 5V0wt+JI488vfqpWR5TkkE6zDFAZ7PPwK+hZE8S4OY20VehWm8jGrwzA0NSkoWX5+Y6PIF8qjN2 wMHc4mzuj/izfOpYbaL/Q9eTuuDdYyXuaSd3yzyT29bKSBzvOpfra1pmOMBX7JEDxpxRYNosvVv 9CBzMQDPaupEHJEsdleTml4bXXPAeZB4UrbsiIuQnILdbZeEg/nM36Fi997YSdj7hthKPNbNsKV AbD6HPYzhzeZOe0di0Aiw1zw6q8V1bf0adY4T8rbINWpOZuiOMvA/b18C6q27ppO9v3DPYApGZc qZfLKAew+1RDvL2hBwtjqtf7Z9oDsL/95VIW4t0roeoD83e/KA/ZzjRCSiohRBKbOYmL3aFcM0L 65TPdLys+GvB/86F/uhEWD3rFGz1SJRA79fw== X-Google-Smtp-Source: AGHT+IHTfufJ/COdXwRuMAWT7oXqPfmJjDOSy+SnVq08RYmkgw57v883SQY7Br9m7vBEu9FM9Q73bg== X-Received: by 2002:a17:902:e94f:b0:267:a5df:9b07 with SMTP id d9443c01a7336-2a2f2212844mr375644785ad.12.1767416951595; Fri, 02 Jan 2026 21:09:11 -0800 (PST) Received: from Black-Pearl.localdomain ([122.181.60.165]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2a2f3c8a8e3sm386171725ad.41.2026.01.02.21.09.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 02 Jan 2026 21:09:11 -0800 (PST) From: Charan Pedumuru Date: Sat, 03 Jan 2026 05:09:05 +0000 Subject: [PATCH v4] dt-bindings: mtd: nvidia,tegra20-nand: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260103-nvidia-nand-v4-1-3156f46f3a5e@gmail.com> X-B4-Tracking: v=1; b=H4sIAHCkWGkC/13O0QrCIBTG8VcJrzP0aDq76j2iC6e2HWguXEgx9 u65EbR1+R34/TkjGULCMJDTbiQpZBywj2XI/Y641sYmUPRlE2Bw5IxzGjN6tDTa6CkD6Zy2oaq ZJUU8Urjha6ldrmW3ODz79F7imc/Xb0ewTSdzyqlWXAYuoQID56azeD+4viNzJ8PPApithWJrZ bQ3GmTN6n8rVlZs/8+iWAhKKyW9UFqu7TRNHzhsaHoeAQAA X-Change-ID: 20251011-nvidia-nand-024cc7ae8b0a To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Stefan Agner , Lucas Stach Cc: linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Convert NVIDIA Tegra NAND Flash Controller binding to YAML format. Changes during Conversion: - Define new properties `power-domains` and `operating-points-v2` because the existing in tree DTS uses them. Signed-off-by: Charan Pedumuru --- Changes in v4: - Changed the the reg property for nand child node. - Link to v3: https://lore.kernel.org/r/20251231-nvidia-nand-v3-1-2e67664d3= 674@gmail.com Changes in v3: - Removed pattern properties for partition. - Used single quotes for nand string in pattern properties. - Modified maxItems value and added minItems to reg property under nand chi= ld node. - Link to v2: https://lore.kernel.org/r/20251229-nvidia-nand-v2-1-b697d9724= b0b@gmail.com Changes in v2: - Edited the commit description to match the updated changes. - Modified the description for the YAML. - Removed all the duplicated properties, defined a proper ref for both pare= nt and child nodes. - Removed unnecessary properties from the required following the old text binding. - Link to v1: https://lore.kernel.org/r/20251030-nvidia-nand-v1-1-7614e1428= 292@gmail.com --- .../bindings/mtd/nvidia,tegra20-nand.yaml | 102 +++++++++++++++++= ++++ .../bindings/mtd/nvidia-tegra20-nand.txt | 64 ------------- 2 files changed, 102 insertions(+), 64 deletions(-) diff --git a/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml= b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml new file mode 100644 index 000000000000..b417d72fa0de --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml @@ -0,0 +1,102 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/nvidia,tegra20-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra NAND Flash Controller + +maintainers: + - Jonathan Hunter + +allOf: + - $ref: nand-controller.yaml + +description: + The NVIDIA NAND controller provides an interface between NVIDIA SoCs + and raw NAND flash devices. It supports standard NAND operations, + hardware-assisted ECC, OOB data access, and DMA transfers, and + integrates with the Linux MTD NAND subsystem for reliable flash manageme= nt. + +properties: + compatible: + const: nvidia,tegra20-nand + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: nand + + resets: + maxItems: 1 + + reset-names: + items: + - const: nand + + power-domains: + maxItems: 1 + + operating-points-v2: + maxItems: 1 + +patternProperties: + '^nand@': + type: object + description: Individual NAND chip connected to the NAND controller + $ref: raw-nand-chip.yaml# + + properties: + reg: + maximum: 5 + + unevaluatedProperties: false + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - resets + - reset-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + nand-controller@70008000 { + compatible =3D "nvidia,tegra20-nand"; + reg =3D <0x70008000 0x100>; + interrupts =3D ; + clocks =3D <&tegra_car TEGRA20_CLK_NDFLASH>; + clock-names =3D "nand"; + resets =3D <&tegra_car 13>; + reset-names =3D "nand"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + nand@0 { + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-bus-width =3D <8>; + nand-on-flash-bbt; + nand-ecc-algo =3D "bch"; + nand-ecc-strength =3D <8>; + wp-gpios =3D <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>; + }; + }; +... diff --git a/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt = b/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt deleted file mode 100644 index 4a00ec2b2540..000000000000 --- a/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt +++ /dev/null @@ -1,64 +0,0 @@ -NVIDIA Tegra NAND Flash controller - -Required properties: -- compatible: Must be one of: - - "nvidia,tegra20-nand" -- reg: MMIO address range -- interrupts: interrupt output of the NFC controller -- clocks: Must contain an entry for each entry in clock-names. - See ../clocks/clock-bindings.txt for details. -- clock-names: Must include the following entries: - - nand -- resets: Must contain an entry for each entry in reset-names. - See ../reset/reset.txt for details. -- reset-names: Must include the following entries: - - nand - -Optional children nodes: -Individual NAND chips are children of the NAND controller node. Currently -only one NAND chip supported. - -Required children node properties: -- reg: An integer ranging from 1 to 6 representing the CS line to use. - -Optional children node properties: -- nand-ecc-mode: String, operation mode of the NAND ecc mode. Currently on= ly - "hw" is supported. -- nand-ecc-algo: string, algorithm of NAND ECC. - Supported values with "hw" ECC mode are: "rs", "bch". -- nand-bus-width : See nand-controller.yaml -- nand-on-flash-bbt: See nand-controller.yaml -- nand-ecc-strength: integer representing the number of bits to correct - per ECC step (always 512). Supported strength using HW ECC - modes are: - - RS: 4, 6, 8 - - BCH: 4, 8, 14, 16 -- nand-ecc-maximize: See nand-controller.yaml -- nand-is-boot-medium: Makes sure only ECC strengths supported by the boot= ROM - are chosen. -- wp-gpios: GPIO specifier for the write protect pin. - -Optional child node of NAND chip nodes: -Partitions: see mtd.yaml - - Example: - nand-controller@70008000 { - compatible =3D "nvidia,tegra20-nand"; - reg =3D <0x70008000 0x100>; - interrupts =3D ; - clocks =3D <&tegra_car TEGRA20_CLK_NDFLASH>; - clock-names =3D "nand"; - resets =3D <&tegra_car 13>; - reset-names =3D "nand"; - - nand@0 { - reg =3D <0>; - #address-cells =3D <1>; - #size-cells =3D <1>; - nand-bus-width =3D <8>; - nand-on-flash-bbt; - nand-ecc-algo =3D "bch"; - nand-ecc-strength =3D <8>; - wp-gpios =3D <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>; - }; - }; --- base-commit: 43edce71d70c603d3f3f1b1c886f65cd02d80c24 change-id: 20251011-nvidia-nand-024cc7ae8b0a Best regards, --=20 Charan Pedumuru