From nobody Sun Feb 8 02:56:23 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 896591C3BF7 for ; Sat, 3 Jan 2026 13:45:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767447913; cv=none; b=H6dAKQsiJ91mYjTFrvxLl2lx/0VjqhrDwdn0+Tthe+c6iMm1SU5H1dWqoNKY1tL8N0eu4qDK1e77qZaRHhcliAcTNwYoyjIzVG55amMBkK+uHNo/KZWeXHMaGhy4lcSpoVNWebk/ajp5GIWtTf6S2IM/hXdoLyn7rZnZerB7aC0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767447913; c=relaxed/simple; bh=eJwaS8AIVbfSqoaa1FQTEObV3QnxwMSaPtV54XbsuiE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aeE1OmZpLBv/g1Vk0sP5mVQc5l0t0LmnRHF8Ug7+Vy2TMSJQiGDYearseV6780aPmVx327vejSt0ZK5odkNpab5QlU81B89D/E+WOWlqS5MfwLAO7nIgnYXviLnrcJs5NhwptSaLLi518euIXrW+/qMnoRRVE88OclcmfqWSm9M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dUVuyuyy; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=O8Ww0AtV; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dUVuyuyy"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="O8Ww0AtV" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 603CuNdF4051695 for ; Sat, 3 Jan 2026 13:45:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= /wcs7WndFuV4NrmzF+q/q7Lo8YaqkaYiZJXqCxYd/1U=; b=dUVuyuyyw1u4T2UX ckUMw3m4GVGrwqWPWMig040pg2Lp3z3ij3z9dtNTBRFy0vMzym9HISCbweN24A35 fTVW5J80HOGuY2Q1z9eHQoSs76Odpq+WbpcPoqqcHomRg+6tBJBkNR40rN4pTUqs rX+YNSUq+ko/kfHl9ZtN3UufWiCHtEb3SVvU3Vnd1HDVlZmaMzPVV1gbwGqalra7 M6V12gkEiUjiPKaqmpfj1nwtLDaoHGrdkUVlS0lWN6D5SIzBqjAxGO12XnAl9G+K cljr3nr1GfKZipZlFSV9VcjOQlp8KzV2rvrKBk0QfvHC46C9tin5PMG1TA49jE3z dUDtng== Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4betpxgntw-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 03 Jan 2026 13:45:10 +0000 (GMT) Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-8b24a25cff5so3678465285a.2 for ; Sat, 03 Jan 2026 05:45:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1767447909; x=1768052709; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/wcs7WndFuV4NrmzF+q/q7Lo8YaqkaYiZJXqCxYd/1U=; b=O8Ww0AtVYVgAUu8vlaObWJKXkzXcIFDJ4Rw9+PumNaPsmUoadTzNnsvur1leMv2Cm6 CmuECH/LCbC0d0IwWYIbzkBAhlU6wzB9cirSYBbFbJE2hD3G4HWuHPbfU9xqDC+J9VF/ tBpnSYtCyjciR8ucEuHE4nrCpxhOeU3UrQ+UYw5gZ7b9AQ3hT3fLrbYr4QbJEG+WXg/U ENdOGJYqGRTEls5pUyFPAg+Z8hIfMbzXcGzblcPl5iZK93cmPKmKLfymFPWhOthxP+ro VaK+0rhRdJSJj1AFynCIinEE1B1gOwUbmFMZ2vBHcKfi0HjKPcS930Xh/Gq0tjlXw+Ud uWeA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767447909; x=1768052709; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=/wcs7WndFuV4NrmzF+q/q7Lo8YaqkaYiZJXqCxYd/1U=; b=kRaQLfihyNaLbcx32M6ueHwUTkzuLbsYMLHh21wg6OraZu3O5ADZmIm1ODpTNlLxBx VQV8EAGPkxYAMhyoOfAm5oa+KIZunvRqj7icW99BGLUXbEGhUp0nsm4nRa0c4NV40foO 0hhbEyUBLTJ2S6Zab0ZS8wVoqS7ovHwHLcYHAoi6ifWGY+NsIu890cT272pLiGhDfhWT mT6OOeEpqcGX/A/Ht3gEQbW8WOv9ow0qkm87XX8w4fuFp4ALpjMU92l5dNWK5qA1V+BM 7EGwGc3B6J+gDreTCTkaM904OofSYfzo1L1SZdKRy4fu0eweUjjRWW7W0gvnYlaW0DIW lE0Q== X-Forwarded-Encrypted: i=1; AJvYcCWMi6hjdmOWWSgpdG/RpNHIkdlAvp+AvdjPlPvEmuZESMnQ8ov0N/130GKDenby7kzDY4PRHUxrKSAPva4=@vger.kernel.org X-Gm-Message-State: AOJu0YzN5qRpkRE5nMhGTpGe0tydUNdErKmZHvixcJdPY4gk3xcARzzL FxkcnwdZ2UufqYc5SvS7U6XbykCF56GzERDmmf2rLLxUdmzgUKdk6vV3tjVPCikIoDnQbuRZJFX QKHbdgNS40JArT9AGK9cY5morEDM/HvhQxVO/Fbo+rG7lf6rF+5n/UiXHo5XLz6ri9GU= X-Gm-Gg: AY/fxX7CVJPDFj+DZSD/dScNqGDgVM/NNVF8U/eGp62s/PRcszB1AHaKeRv0wbg349g Be62SFo2Yjt1M2zrI7/aDJaBXn0dF3yfK/5mXjnojMLqXSjP8JS6hygimguKWKRXALkM8h7ODTZ 72I91enMg9Blg6SL6oTBJEkVUS2HkaQuHcvxqcGZfdNiy6cdvvKGNSULLhsa9Xecg1ABA8kf5GU h3dg0eOnF//HZG3p/lOam0KL+K9YwCW0/FCfUcCHLqqIDBv/e7yUI8WRAazWbKaQzMXb7zLVbSY 3m5tVOZcs3MSbdJl//NFxxVU6MqZMOXBo/h0YOYNPsoJL6fkwakhVNWFXFzTf2ogF6BD7KPw4oJ ZaTYGyeFOZ9DnbXWZO3lcA+JznzmtEjyUM89txVkxcCLFYgBYQPEWvwtJnmW1FmvNvmRI6uW7yM 4nw8AMqncunnoiJ3t51YiDMPw= X-Received: by 2002:a05:622a:52:b0:4ee:2154:8032 with SMTP id d75a77b69052e-4f4abccfbf9mr669959741cf.6.1767447909486; Sat, 03 Jan 2026 05:45:09 -0800 (PST) X-Google-Smtp-Source: AGHT+IHtRGaEFNGZAjXZRw0vILk7ro1kk7a/w0mzqVaoPclwICa5mz2eIm3sp++pOArbv3jxj57h/g== X-Received: by 2002:a05:622a:52:b0:4ee:2154:8032 with SMTP id d75a77b69052e-4f4abccfbf9mr669959401cf.6.1767447908959; Sat, 03 Jan 2026 05:45:08 -0800 (PST) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-59a18628422sm12920873e87.101.2026.01.03.05.45.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 03 Jan 2026 05:45:08 -0800 (PST) From: Dmitry Baryshkov Date: Sat, 03 Jan 2026 15:45:04 +0200 Subject: [PATCH v2 1/3] drm/msm/dpu: Check mode against PINGPONG or DSC max width Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260103-max-mixer-width-v2-1-ef5d3d246709@oss.qualcomm.com> References: <20260103-max-mixer-width-v2-0-ef5d3d246709@oss.qualcomm.com> In-Reply-To: <20260103-max-mixer-width-v2-0-ef5d3d246709@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Jessica Zhang , Xilin Wu X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=6701; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=XxW40C1bPDwTGr6XGqsFvtEWPDf2zqGDYU7eSYwzR3E=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpWR1ibTf0NkyTLcLTmJEx64Xhmyic5FeUe3FdR e/pGjZVMDqJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaVkdYgAKCRCLPIo+Aiko 1VB0CACun8gKPGcBnTWOozE0spTi/qU4fsdw9cAroeBYsr2XFpkYX09lZ3yEzGMxeFgjJNjBMxm ULt3yMPsi82ie+FmJQvAPpb4TK8bb55fP60+hNvODbK4O5CcZlv0xCPSFjPB+LN4lRw2DtrK/aM cbppOSF1efZEIIcnooYwIu1U74r2etTMNDsLAwdjqnFQsQxpvjdnOwMCOlOuHRY0yUujplGFM6l K0O1MTT8SWvsmVhGBEu04etpcPTRiQ8X5c/Z6WW8NBOZPq8VQy8dNvu+sDD0H/K7P7B6eHSbpw3 /un9ym6S70njE1azlOwlFNCI1/ETNUN+P07E3mCG4iuiSPHU X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTAzMDEyNCBTYWx0ZWRfXwCvsrZpLx6cG a6l/TbxPWl21nLC/DsyxBfo6KY1j9SrHHAVM6sYyWvXPys7QBnqcWwKSmT8uJk5Moumm4l5Wyh4 Om2OpG2qMV0Jz9nq/KSFw64n02E23rYbyeMCY1x//yiHK7yr4iWicGudoViyDHzDIz7VCy7b9ey Ah1demWPv4ntSMAQH3qEDxQ3+vg3xOj7Aj+YTuikcjjiFXGsJ/ryQqEwkZaF/fbNk8xs6K0ndKk HOhgCIcL/ycASeoOXj7HIYq+SRuTR1O0n2yAq6MRmv/9ND5vKjUQsfsGvfFUYfnoFVoqpcACMc9 XNVbM5HkslFLUAiOAmYCfPqfMR2L1mB90QfKpUkeGBRnKGv3sGelDBunkRYpXALuEIkJn1Qmrzl R8ZeYfJi9pn0WUgFg8mKbNeceNJYXEXVD5GNNXIriJYv6psQNDmT4K14yHvVzYIAbBTNnxvgJFR kf+Ra8SgFPavOAgdP3A== X-Proofpoint-GUID: hGxdYa0wgANptrdsxSGMZ5GGrrcLFiLN X-Authority-Analysis: v=2.4 cv=YuQChoYX c=1 sm=1 tr=0 ts=69591d66 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=ksxQWNrZAAAA:8 a=LLqVbBr0KbdSWhQ7gwEA:9 a=QEXdDO2ut3YA:10 a=IoWCM6iH3mJn3m4BftBB:22 a=l7WU34MJF0Z5EO9KEJC3:22 X-Proofpoint-ORIG-GUID: hGxdYa0wgANptrdsxSGMZ5GGrrcLFiLN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-03_02,2025-12-31_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 phishscore=0 bulkscore=0 impostorscore=0 adultscore=0 lowpriorityscore=0 malwarescore=0 suspectscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601030124 From: Jessica Zhang Validate requested mode and topology based on the PINGPONG or DSC encoder max width. In addition, drop MAX_HDISPLAY_SPLIT and base LM reservation off of PINGPONG or DSC encoder max width As noted in the patch, while DPU 8.x+ supports a max linewidth of 8960 for PINGPONG_0, there is some additional logic that needs to be added to the resource manager to specifically try and reserve PINGPONG_0 for modes that are greater than 5k. Since this is out of the scope of this series, add a helper that will get the overall minimum PINGPONG max linewidth for a given chipset. Signed-off-by: Jessica Zhang Tested-by: Xilin Wu # qcs6490-radxa-dragon-q6a Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 44 ++++++++++++++++++++++= ---- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 7 ++++ 2 files changed, 44 insertions(+), 7 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c b/drivers/gpu/drm/msm= /disp/dpu1/dpu_crtc.c index c39f1908ea65..0b74d85a6142 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c @@ -762,6 +762,22 @@ void dpu_crtc_complete_commit(struct drm_crtc *crtc) _dpu_crtc_complete_flip(crtc); } =20 +static int msm_display_get_max_pingpong_width(struct dpu_kms *dpu_kms) +{ + /* + * Note: While, for DPU 8.x+, PINGPONG_0 can technically support up to + * 8k resolutions, this requires reworking the RM to try to reserve + * PINGPONG_0 for modes greater than 5k. + * + * Once this additional logic is implemented, we can probably drop this + * helper and use the reserved PINGPONG's max_linewidth + */ + if (dpu_kms->catalog->mdss_ver->core_major_ver < 6) + return DPU_1_x_MAX_PINGPONG_WIDTH; + else + return DPU_6_x_MAX_PINGPONG_WIDTH; +} + static int _dpu_crtc_check_and_setup_lm_bounds(struct drm_crtc *crtc, struct drm_crtc_state *state) { @@ -769,13 +785,14 @@ static int _dpu_crtc_check_and_setup_lm_bounds(struct= drm_crtc *crtc, struct drm_display_mode *adj_mode =3D &state->adjusted_mode; u32 crtc_split_width =3D adj_mode->hdisplay / cstate->num_mixers; struct dpu_kms *dpu_kms =3D _dpu_crtc_get_kms(crtc); + int max_pingpong_width =3D msm_display_get_max_pingpong_width(dpu_kms); int i; =20 /* if we cannot merge 2 LMs (no 3d mux) better to fail earlier * before even checking the width after the split */ if (!dpu_kms->catalog->caps->has_3d_merge && - adj_mode->hdisplay > dpu_kms->catalog->caps->max_mixer_width) + adj_mode->hdisplay > max_pingpong_width) return -E2BIG; =20 for (i =3D 0; i < cstate->num_mixers; i++) { @@ -787,7 +804,7 @@ static int _dpu_crtc_check_and_setup_lm_bounds(struct d= rm_crtc *crtc, =20 trace_dpu_crtc_setup_lm_bounds(DRMID(crtc), i, r); =20 - if (drm_rect_width(r) > dpu_kms->catalog->caps->max_mixer_width) + if (drm_rect_width(r) > max_pingpong_width) return -E2BIG; } =20 @@ -1318,7 +1335,6 @@ static int dpu_crtc_reassign_planes(struct drm_crtc *= crtc, struct drm_crtc_state } =20 #define MAX_CHANNELS_PER_CRTC PIPES_PER_PLANE -#define MAX_HDISPLAY_SPLIT 1080 =20 static struct msm_display_topology dpu_crtc_get_topology( struct drm_crtc *crtc, @@ -1328,6 +1344,7 @@ static struct msm_display_topology dpu_crtc_get_topol= ogy( struct drm_display_mode *mode =3D &crtc_state->adjusted_mode; struct msm_display_topology topology =3D {0}; struct drm_encoder *drm_enc; + u32 max_hdisplay_split; u32 num_rt_intf; =20 drm_for_each_encoder_mask(drm_enc, crtc->dev, crtc_state->encoder_mask) @@ -1335,6 +1352,18 @@ static struct msm_display_topology dpu_crtc_get_topo= logy( &crtc_state->adjusted_mode); =20 topology.cwb_enabled =3D drm_crtc_in_clone_mode(crtc_state); + max_hdisplay_split =3D msm_display_get_max_pingpong_width(dpu_kms); + + if (topology.num_dsc > 0) { + u32 max_dsc_encoder_width; + + if (dpu_kms->catalog->mdss_ver->core_major_ver < 6) + max_dsc_encoder_width =3D DPU_1_x_MAX_DSC_ENCODER_WIDTH; + else + max_dsc_encoder_width =3D DPU_8_x_MAX_DSC_ENCODER_WIDTH; + + max_hdisplay_split =3D min(max_hdisplay_split, max_dsc_encoder_width); + } =20 /* * Datapath topology selection @@ -1358,7 +1387,7 @@ static struct msm_display_topology dpu_crtc_get_topol= ogy( * count both the WB and real-time phys encoders. * * For non-DSC CWB usecases, have the num_lm be decided by the - * (mode->hdisplay > MAX_HDISPLAY_SPLIT) check. + * (mode->hdisplay > max_hdisplay_split) check. */ =20 num_rt_intf =3D topology.num_intf; @@ -1374,7 +1403,7 @@ static struct msm_display_topology dpu_crtc_get_topol= ogy( } else if (num_rt_intf =3D=3D 2) { topology.num_lm =3D 2; } else if (dpu_kms->catalog->caps->has_3d_merge) { - topology.num_lm =3D (mode->hdisplay > MAX_HDISPLAY_SPLIT) ? 2 : 1; + topology.num_lm =3D (mode->hdisplay > max_hdisplay_split) ? 2 : 1; } else { topology.num_lm =3D 1; } @@ -1553,13 +1582,14 @@ static enum drm_mode_status dpu_crtc_mode_valid(str= uct drm_crtc *crtc, const struct drm_display_mode *mode) { struct dpu_kms *dpu_kms =3D _dpu_crtc_get_kms(crtc); + int max_pingpong_width =3D msm_display_get_max_pingpong_width(dpu_kms); u64 adjusted_mode_clk; =20 /* if there is no 3d_mux block we cannot merge LMs so we cannot * split the large layer into 2 LMs, filter out such modes */ if (!dpu_kms->catalog->caps->has_3d_merge && - mode->hdisplay > dpu_kms->catalog->caps->max_mixer_width) + mode->hdisplay > max_pingpong_width) return MODE_BAD_HVALUE; =20 adjusted_mode_clk =3D dpu_core_perf_adjusted_mode_clk(mode->clock, @@ -1579,7 +1609,7 @@ static enum drm_mode_status dpu_crtc_mode_valid(struc= t drm_crtc *crtc, * max crtc width is equal to the max mixer width * 2 and max height is 4K */ return drm_mode_validate_size(mode, - 2 * dpu_kms->catalog->caps->max_mixer_width, + 2 * max_pingpong_width, 4096); } =20 diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.h index 336757103b5a..ee94d0ccb8a3 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h @@ -24,6 +24,13 @@ #define DPU_MAX_IMG_WIDTH 0x3fff #define DPU_MAX_IMG_HEIGHT 0x3fff =20 +#define DPU_1_x_MAX_PINGPONG_WIDTH 4096 +#define DPU_6_x_MAX_PINGPONG_WIDTH 5120 +#define DPU_8_x_MAX_PINGPONG_0_WIDTH 8960 + +#define DPU_1_x_MAX_DSC_ENCODER_WIDTH 2048 +#define DPU_8_x_MAX_DSC_ENCODER_WIDTH 2560 + #define CRTC_QUAD_MIXERS 4 =20 #define MAX_XIN_COUNT 16 --=20 2.47.3 From nobody Sun Feb 8 02:56:23 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5EF5930C62A for ; Sat, 3 Jan 2026 13:45:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767447914; cv=none; b=Ee4nos8jB+D6QAJeD01CTBZRfQKw7n/iHV0X16of7ThZmQmOZI80b8za69MDvie84O5ttJoEr8dt6Z9sXhh6yzpFmN2O/IT85ipsAxp1dMmdCTmDJfUC9vIAggohqQ9I1R1jDctWozyukAxu5f1vhtOdWjU7XFf1x1GI0wdI5QQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767447914; c=relaxed/simple; bh=Rw3UNHjF5lDz7p+6JRqD4nwQx9PCBD7zVeGK0vqPjaQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=b7jNi/QHxVXjWEcfnYlkB8/NadnM4w1aOiPKjNjDXZQboHF+OIee6OhqLx5SKXrmt00oMLA/Ry5HH2WTdqULqP4BOdw6zTGv60XBZ2WKAVnZhaKzknWfNm51DV7as506Bnav9tpTLtMiQL8OZDChFDtM7JlBaNGbJyDq558/6kQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kGewXUaE; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=LN1W8Ggd; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kGewXUaE"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="LN1W8Ggd" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 603CpCe93260613 for ; Sat, 3 Jan 2026 13:45:11 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= hmAziWSFS30bDCEv+yDBNRX8QhNldyhtUKzxpqC2+ns=; b=kGewXUaEx8mqQl8f HXISwuBm60tPFJGv9CsceK1O+epq/MonQwxdY1P2x6/sGoyhdE9ClLTbsqDvtIRg ebURpTd8c+4c99J2zNA+xa7zJv1jJ+ofqWhNqlNhBGo9/OBxJfWmGwQPXJkfJf3X inNZwl9xqsaKLFvaUQPrTZF0Gvz/qO6XqbAPkTSA12ySyMy0iCkg3RBwHwEvVXmU O42OHDs1qLGIM7OI08hnCtiO7gumLxCbPf+khbwyXEl5hhsjtRYKwAimNYozgriA 1EHGd83KkieQ29c+EkgkyjcwPIiQ0uhgPO0wjNyjmZfEhlnNT4/kJiND7rg3UjjD Jm0ydQ== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bevd80hn7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 03 Jan 2026 13:45:11 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-4ee0c1c57bcso512635531cf.2 for ; Sat, 03 Jan 2026 05:45:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1767447910; x=1768052710; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=hmAziWSFS30bDCEv+yDBNRX8QhNldyhtUKzxpqC2+ns=; b=LN1W8GgdYKQb5+ZyiiF9W+Zu8WA859jLSSSwuIztP9MdYzcmrVNag8mlWHU5FjoNr7 03I81o2BFlzHYNiDGxquWwq0XGwvXFNYIMc+0VYxVBtvPdDg6wiFR75Q/ULLhQZR9tHN fw3/GUomCtktRG4shlnzTz2GvghGAbAW8BOtKvEONRLYA3O2Agu0ILQNeEnRO+LVu13I 7ffYnjZrLPzrP8+P4PebSO8RYHF0mVQOGbqaM8MUwXZnWXg//PSubjw6iVVj0tYR7rA0 iNCvl+Gv2Aee2oBJ/YRo1wuB/KW+WKyhMUc6wT8Vz161cb05duvhRBIzsY/iEG4FqTAu w7+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767447910; x=1768052710; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=hmAziWSFS30bDCEv+yDBNRX8QhNldyhtUKzxpqC2+ns=; b=cEr7I5Khtu0na2XtkFxhYRrIGzuqxBA7ZiuRV06AScRxZFEAlOmMAqCuCeTVDL6eeE 8MFAJj76TbQ0gF9I8H5qKVHCXtw942YDWUAfDGqb2tTQWTENXoFIZDPLkIvDhDWkUgei owy53114x3dTZD2dJCP7+V7iIfn0rXe2YLJojK8NtE4XmxtBQbXRaWHYptyGtpMExyJj BLdwACtp3KLekIGwnh7kF+KLHU0Lq+hGOpXCl2sav77Wp7zwIaDfe0dOP135aCctG3NO IYxVAytQXt7cPHKETwQmfpwDzTpaALOTS1uyCb9Px3krrsQ6VKS8In92t+Dk28uFiH3o n8Wg== X-Forwarded-Encrypted: i=1; AJvYcCXv3HwqSFsA1YGcFgeKQdTBmw8GWIVQpWVTAHZjBakgtOxmNIJQoZWsLhDTa+jn6tgkyOPOhcfiSkOUOWM=@vger.kernel.org X-Gm-Message-State: AOJu0Yx3QNGPSE0a7kGuFJFF577FTvpqXCyUJf4lVuBWXw4JNurbvVG/ Oli2FSCSk+U2BDcfzmmiFdNg5MSjgozAj1ky9x2TQq+wgsSTtSm7GHRpX2utnyK229p6xpCnIa6 p/mfMiAGSJeGfncJ34XQbY8Bk7/mVNljSKWBBGOaQkaCs0nNdVgl6iVcppfVL3F7iK50= X-Gm-Gg: AY/fxX6jN6+PQPoLgaq9WrDPzgov7cdTW0eoKG/d2rpj8JCwA6PXST9kKIufqoZBciQ bkeJtLgy7anx9QRVuSBlfG8xLe1Qf7bDepBsQMzYKhd3VpDrUaOH53lCKTKLZKunpe4SuoxO0y2 LzMDxH6/RhIwMsoA3oWda5tlyQXrdczAi0SEi1v+B0ypBP19Vxz8qG3whwG/5dyGrUz/HUQ2jyh 5Kxev0y9HKbw5yXhuYCuERw4+ZmOlvMlqq2hvKi8qrT7a7RPfH46jFxUyJ+DROy8XK/o9OY8f5x OB8t7xJZ6dLmT8+K/qhxuZi48nnaaxr+dFqFtuCXPCPd0D8KUGDHo3ovUUGx3Whj4FROAiDZgf0 CF8M3d1XzwTqkzJl9nkZAgpkA/c0XzWudLuDCXAczJn6kCFJozcDz7c+wWkQAAQT1F2LunSioiU QNZQ1zmHWqSbmubMxD/4hekIc= X-Received: by 2002:a05:622a:1390:b0:4ec:f969:cabc with SMTP id d75a77b69052e-4f4abcb8e00mr548082701cf.10.1767447910498; Sat, 03 Jan 2026 05:45:10 -0800 (PST) X-Google-Smtp-Source: AGHT+IHXIHftH501Xcz7KCHVqf6NVsmLuQhDuE8GsYwFfscKWj1PNkWCl8PFicDVboZqEcS7QGM2Mg== X-Received: by 2002:a05:622a:1390:b0:4ec:f969:cabc with SMTP id d75a77b69052e-4f4abcb8e00mr548082441cf.10.1767447910092; Sat, 03 Jan 2026 05:45:10 -0800 (PST) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-59a18628422sm12920873e87.101.2026.01.03.05.45.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 03 Jan 2026 05:45:09 -0800 (PST) From: Dmitry Baryshkov Date: Sat, 03 Jan 2026 15:45:05 +0200 Subject: [PATCH v2 2/3] drm/msm/dpu: Filter writeback modes using writeback maxlinewidth Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260103-max-mixer-width-v2-2-ef5d3d246709@oss.qualcomm.com> References: <20260103-max-mixer-width-v2-0-ef5d3d246709@oss.qualcomm.com> In-Reply-To: <20260103-max-mixer-width-v2-0-ef5d3d246709@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Jessica Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1419; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=+Q+6Hy5bqNCfkb+pfv9e+lklJAD+9trTQ+iZuAR312s=; b=kA0DAAoBizyKPgIpKNUByyZiAGlZHWKjI73KgwBmz7MJKjjT2qRFABHkI3AxrhBbXqNUR+fkN 4kBMwQAAQoAHRYhBExwhJVcsmNW8LiVf4s8ij4CKSjVBQJpWR1iAAoJEIs8ij4CKSjV+roH/0AV Op0fcJYg6gjaWvUXZmerJ/B2VkJLRxcC+tIPtrFMhlEFI5jwPPjvDHN5ZlJyi8GTwYjDPo61plB Jk+sO3wctRIbOh6NTCiV7cTwDRdJeQYdlZwj+hlRiSD9bpkiNtHOx0UU2TJItgIfrVaW3srE8hk WO3v6dsWHPIqDyiiu6dA+nt6D1uLVUa2muhPUrog6BlnP8A+dQqc+7K3D/k8HTNx7HiiQXVI6Ai FxBvuCWmDEpE/YaNwo5lRgn758jGluFf2VJF1nWBXR9y+1aTN+XOthQALDVV9SULNxDVeGHmKPa 4MPFMWUeq2tXsfHhaj47aar/D0X6A40XvLQew/Q= X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: 1Hql_EiRC01iUTJoRkYsq7dkYrpRNM1g X-Proofpoint-ORIG-GUID: 1Hql_EiRC01iUTJoRkYsq7dkYrpRNM1g X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTAzMDEyNCBTYWx0ZWRfX4msWFfnkz/IP BWkduySeL7s8giY9KdK5TVeCCo4qUuOYe09mDFzecnE6ZegIsic5NbTRPHGjWpRNh/p/bTt8va4 zmtsXWQuMYHqWS4SOpnjqvPL1dFOiphsPy51CDPFCJO0MEJ+D4c84PXaSgOkXyzxK5EAIrZrpKy oHPEFKaO1PzGtTcRqWRgKuKspaILBXvT/5qYJgfm+QnofhwbGZpbZVOVzWAA8W+oLsA7fXA8iY3 +bUJpn5BotCyA4BbjOOctvrELQUtHT0C6E07IAEeNPjOZecSzDanRNyNuRnitHggOB7nM6i1nqe /0OkcyAccTDmEXLLnXSut8SkYRBq5yuHBsBX8NVQ66+eYW+fXKqmXQwwmkq0MPzdTSw/7KXNuGZ MtUeZd6Q/P0V4Mvqdv12RiZCGSl0CGr9YiWW65pSwcIjjJfYSfCJfYf6I5S33B/BeFxTgEtJ1Uv YS1p6iKD4/zXgvliRuQ== X-Authority-Analysis: v=2.4 cv=B9G0EetM c=1 sm=1 tr=0 ts=69591d67 cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=IdaEjn1bWG-LatOizd0A:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-03_02,2025-12-31_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 adultscore=0 phishscore=0 malwarescore=0 suspectscore=0 priorityscore=1501 impostorscore=0 bulkscore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601030124 From: Jessica Zhang Since the max mixer width is not a strict hardware limit, use the actual hardware limit (the writeback maxlinewidth) to filter modes. Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/dpu_writeback.c | 9 +-------- 1 file changed, 1 insertion(+), 8 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_writeback.c b/drivers/gpu/dr= m/msm/disp/dpu1/dpu_writeback.c index 7545c0293efb..209b1e27a84b 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_writeback.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_writeback.c @@ -14,14 +14,7 @@ static int dpu_wb_conn_get_modes(struct drm_connector *c= onnector) struct msm_drm_private *priv =3D dev->dev_private; struct dpu_kms *dpu_kms =3D to_dpu_kms(priv->kms); =20 - /* - * We should ideally be limiting the modes only to the maxlinewidth but - * on some chipsets this will allow even 4k modes to be added which will - * fail the per SSPP bandwidth checks. So, till we have dual-SSPP support - * and source split support added lets limit the modes based on max_mixer= _width - * as 4K modes can then be supported. - */ - return drm_add_modes_noedid(connector, dpu_kms->catalog->caps->max_mixer_= width, + return drm_add_modes_noedid(connector, dpu_kms->catalog->wb->maxlinewidth, dev->mode_config.max_height); } =20 --=20 2.47.3 From nobody Sun Feb 8 02:56:23 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AABC130C62B for ; Sat, 3 Jan 2026 13:45:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767447916; cv=none; b=Wkd4Lr1XP191zYFfdrko387FD1Yt22+X86hB+KC8fQfjL2kSRJKxFlV+W9A9loyzwC1XFpOCjto3RfDJQF1h4fq2n3rJ8+8rT9e1sfD7vSFirKzjJUq2XgB3NhMlGI2a68wdrwutoOMFOswyJ1F5ya3ewx4ipFHxvwa1eJwtgUU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767447916; c=relaxed/simple; bh=/o3xB2WKn1FxdsKbPnJxR2fCYbNRmSFd/MBNcu0aNJ0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AC7BTtNmg/t3KlvnqEli4fGvhHFh6b3Zs7+OmyPnTLKFduToLyigpigP62H/HuKpw548uI8SDH4P75Isb8MGpYXBR5+Hyq+1b5rFup1yra+wlMvmHU+8DJG1d9fqBFpTfgdn1uc0Nxv74oVNTBpGuIjLm9bbaRqrm5L4njrjsi4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=WcKeMJMA; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RHoDxWYc; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="WcKeMJMA"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RHoDxWYc" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 603Bpm8v1255910 for ; Sat, 3 Jan 2026 13:45:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= +okb/PnzINcJe6bqugF0FwyR3tt0BF1s+IinN85wugk=; b=WcKeMJMApkzPlr7v iVzzCGlb1iJYVrVcaZQMPNVhW4YR6WgZHHSPaHtGgXlOX5859YP+blkg3sS+lApK s4K7in8TbrEN4pj76lcwNPfrTiCrhKe/UW4XdNburhVfTFf82toKr71zN+JKeghE iQ9UlI4YwN3fc5iHlQ3wQwPKpXzB625TO0Kmd6OCkMEjHDpjxwr7nEOp6tJ7h07f ooqijswJMZhl4ELKFl7Vy86IHnHCF+sahwfL+50VfqgPJ3SUSplAqv6bD4prEUmr ehjMVj2PJ0zJJtkr589djjmdCL0yiw/6BmmEgVJ2RHEd7DeU9qYNheQdjwBNlT/B DpIVyg== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bev9h8hs7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 03 Jan 2026 13:45:13 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-4f1b39d7ed2so283549221cf.2 for ; Sat, 03 Jan 2026 05:45:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1767447913; x=1768052713; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=+okb/PnzINcJe6bqugF0FwyR3tt0BF1s+IinN85wugk=; b=RHoDxWYcBLPwNYTFkHmXdK+UXQUaUFsHNZ5wpqCYF57k/MyVj3IsG9hpfpb6e0BIY4 N8zQJvArxjQ9N4gcFqOOW4JiUIk5JNSPEASwTFF3QQC3F3Qm/c8CA+O9zvtMaa8hCP6A ext50FZ1ULh396kxqghdvOfdLxWi0T9cLxVvKFzOXKnlTX8iQRHGUykuVBZsStmTt+Ug OgJ8tstegDriX06ndwhio6sYOgJ0SyvFRqjKLXAYsCfogc5vr8BxxTt+OwFlJV/kFXbP SSfV6bBakhsD+9rJV79tHJq/p7Uz1vHWLn2a0MR4ENEYJEaugMq0wld2H/kdEHMzUhfJ VTKA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767447913; x=1768052713; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=+okb/PnzINcJe6bqugF0FwyR3tt0BF1s+IinN85wugk=; b=UddcsSir7i5y2L5j07Fl+LtkCdMrkK+RkDddbKg9FsX7bYZrrOX+h+aVqEDKh/2Eec Hrs1ZSK8foyQBfTKUit/MgYFMX3OVP3L6mHBSOgDFAHSly5irOB1An05K5evINd2NHyE 44Ur0/HR4uPin7JQqFciqAMOeAYDjEu0ooznFeAzAg6QTRnbEYiTf4ilfp0/PJvhG+Ss hvFjv1bUgFsf1zdlEHyfmyVbP5EtF4yQCDjgXjyaeFl3QRU4zKSEeQ86eAZ1dqz2BbKC pUEgIMbcZnbX+9mXJpNDg+GhvruCJeep+TESmX//l0iaqEaU4lQcDLtdlpn/ZcrijAyX kxHQ== X-Forwarded-Encrypted: i=1; AJvYcCVCnlA2XgEqxTQCvJaLOsA4+GjKkFOkDpP85X8n9rE9RxzJZ7HqJNODoamL9fb0PwV1QGoqiVVJopyO7S8=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+WCX8IV/BywErfLFsee5cxWU4lmWsnkAqYvAC0eKnHa07apzv hwWTDnAXOEtBYungak7InSfNhdeVUMQw5c8p67C7Jgh3TIfwfV2iFUUmM+L3JAVAWXYK/9GKkDk Kn3F09ERCc25aTjsuxzsBzuMTjHzp7XeQQhKyMWq9U7Ij5sqOvq5uRcwUP6o1DVbh7mM= X-Gm-Gg: AY/fxX66Lc60rfeiyhxKTjht3aEIgsExpTwuu0A0AWp8Ph7CjQal9K3Ieinch2g4VTk Ul8SALDfXNxg5ZegOgiKEBtt5PnAukPoVQKx3rOoh5f5cmtd85onTpQ8GBqISr184vVG0RPiZFc iLKL4EaqrX4jTPeIXU+8J09BLl2bOZrVxk50XXyImaJae0b3lKqal72oZfL/5smAK6MGCRD/Xhb iL2g9K0S+JN2cIytVBvrvd82iNA4j28Prn3sOJL+5EmVMIeQJOQ7r4t2uK8U0KuDovvlZ0r4Gic u+wU42EK5EoFa/hJnIM1eKT4tk5+TuRzZ7JQlcNM7ryVHu5Rx9i80ithgyns8qsM3oO8Hg9aYpF 2PPVgtI1al3ZppHyDjShqxM7of2nwNq63CHCjbwYikjlhOeec3dHmj5OsMkLfw/JR8o5F/g/C5c lCUQYmmQMwE79F0FUz1n9xSXk= X-Received: by 2002:a05:622a:1805:b0:4ee:13d0:d02b with SMTP id d75a77b69052e-4f4abd8c65cmr613415111cf.50.1767447912568; Sat, 03 Jan 2026 05:45:12 -0800 (PST) X-Google-Smtp-Source: AGHT+IFZSGbHF2VuDdnNM12flaXlnvGgxuUvTN0P7AsTyoIrBeUc3fKh2D4CRMayhyTtlHZvQQXVcQ== X-Received: by 2002:a05:622a:1805:b0:4ee:13d0:d02b with SMTP id d75a77b69052e-4f4abd8c65cmr613414691cf.50.1767447912009; Sat, 03 Jan 2026 05:45:12 -0800 (PST) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-59a18628422sm12920873e87.101.2026.01.03.05.45.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 03 Jan 2026 05:45:10 -0800 (PST) From: Dmitry Baryshkov Date: Sat, 03 Jan 2026 15:45:06 +0200 Subject: [PATCH v2 3/3] drm/msm/dpu: Remove max_mixer_width from catalog Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260103-max-mixer-width-v2-3-ef5d3d246709@oss.qualcomm.com> References: <20260103-max-mixer-width-v2-0-ef5d3d246709@oss.qualcomm.com> In-Reply-To: <20260103-max-mixer-width-v2-0-ef5d3d246709@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Jessica Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=19157; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=pywTHXadDv1gUEk8XMrSUNAVthz8rQktazX2xZ7ZsfA=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpWR1iN5WWDPKAud8LmqfZZmayZtLNlSji4AAL2 pkAGKuYl6GJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaVkdYgAKCRCLPIo+Aiko 1VWlCACSXFSV/LI3hKH8WJPOy0MQ3MCtWQ0xrJHjXE1PsxScl3P3AiR35MltBcKe3+Vsb+MZbNE 4LRmE8kPr96ji5fV+euQhSYkR1CekVcjzNPP1nybmJfm9LQpocKRfR3eIU7ayvYCNE1AcnUS+8J CDgdcCrMoUBrKJ8STid/DFzrEDyzMOZroUKFiw3CsNVArzJVOh76F8Cn5ReLWsSzbRYqjDx/OAM xZZj/KH+JWGrgFRLSopkADlowRIg1wLX5SzzD5XjAFReOVzyKTj7rQoXwW8+1geWs4Al2AXFs6x fr/R2NwiY3H2q6sNquP2c2CLA30pcGehXar/pwCJNctTLEfa X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTAzMDEyNCBTYWx0ZWRfX/QgGtPg9Nr78 wtIMOCE8aXNub8RFzFXP3RC5wRJXL673KrrIr+fdhf4hrfxuLYWby1XspUHPuEcOENsgyRcDQZR LZVMmlzm9IfVjv9nCC+Ilu0y3XTMpzahXATSQDudIT5iabjE+AZQ2wpVwpfSvVMPf0T7k16OewJ ksOBkBnO1fN0YE5stgENYFbb2nt0K+FjM5L7FFIpTeUSZixcMjzXFoAOn8l/4adUFYKEfb+gVT6 kS0CZTDKhPwOPTOiDnPlmi9WHh/to3XsUuCbfNBs46ZpfhXyz0pOHx+AQxX4uIvSFQXoXSA8yWm 9b3Ge6YkvBVMAf7ZAM2AEO0hv0FE360fRIgnHxfONfJ2DVY/awTkE2j1yIcS20KnlJCmWBgsadR XVNrSfcb7znR2mW3r2JQNapVs31vncPjrq8Q4/K5a/47sExyhwBSC+T4hkPWPxyeFKRjsSKqFnh yx2bk8fZlZeTOlxZjJg== X-Proofpoint-GUID: CQEbefFckUy2Y9UpaOww3pokZGQyFdsP X-Authority-Analysis: v=2.4 cv=RrbI7SmK c=1 sm=1 tr=0 ts=69591d69 cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=gLnN4ju1rVL6YVjt6FAA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 X-Proofpoint-ORIG-GUID: CQEbefFckUy2Y9UpaOww3pokZGQyFdsP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-03_02,2025-12-31_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 clxscore=1015 spamscore=0 impostorscore=0 malwarescore=0 suspectscore=0 adultscore=0 priorityscore=1501 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2601030124 From: Jessica Zhang Remove the now-unused max_mixer_width field from the HW catalog Signed-off-by: Jessica Zhang Reviewed-by: Dmitry Baryshkov Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_1_sar2130p.h | 1 - drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h | 1 - drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 2 -- 31 files changed, 32 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h index 56d3c38c8778..18866ca279df 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h @@ -8,7 +8,6 @@ #define _DPU_10_0_SM8650_H =20 static const struct dpu_caps sm8650_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h index db8cc2d0112c..13cc84b28058 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h @@ -9,7 +9,6 @@ #define _DPU_12_0_SM8750_H =20 static const struct dpu_caps sm8750_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h index 13bb43ba67d3..59a4859ce67a 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h @@ -7,7 +7,6 @@ #define _DPU_12_2_GLYMUR_H =20 static const struct dpu_caps glymur_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h b/dri= vers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h index 29e0eba91930..c6923e0093cd 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h @@ -7,7 +7,6 @@ #define _DPU_1_14_MSM8937_H =20 static const struct dpu_caps msm8937_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_LINE_WIDTH, .max_mixer_blendstages =3D 0x4, .max_linewidth =3D DEFAULT_DPU_LINE_WIDTH, .pixel_ram_size =3D 40 * 1024, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h b/dri= vers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h index cb1ee4b63f9f..14d0619c1479 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h @@ -7,7 +7,6 @@ #define _DPU_1_14_MSM8917_H =20 static const struct dpu_caps msm8917_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_LINE_WIDTH, .max_mixer_blendstages =3D 0x4, .max_linewidth =3D DEFAULT_DPU_LINE_WIDTH, .pixel_ram_size =3D 16 * 1024, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h b/dri= vers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h index b44d02b48418..17f6d1ee90aa 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h @@ -7,7 +7,6 @@ #define _DPU_1_16_MSM8953_H =20 static const struct dpu_caps msm8953_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_LINE_WIDTH, .max_mixer_blendstages =3D 0x4, .max_linewidth =3D DEFAULT_DPU_LINE_WIDTH, .pixel_ram_size =3D 40 * 1024, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h index 8af63db315b4..1885ea92a808 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h @@ -9,7 +9,6 @@ #define _DPU_1_7_MSM8996_H =20 static const struct dpu_caps msm8996_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0x7, .has_src_split =3D true, .max_linewidth =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h index f91220496082..3fafb10661cf 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h @@ -8,7 +8,6 @@ #define _DPU_3_0_MSM8998_H =20 static const struct dpu_caps msm8998_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0x7, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h index 8f9a097147c0..b2bd87f4af43 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h @@ -7,7 +7,6 @@ #define _DPU_3_2_SDM660_H =20 static const struct dpu_caps sdm660_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0x7, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h index 0ad18bd273ff..e4304ace8eb9 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h @@ -7,7 +7,6 @@ #define _DPU_3_3_SDM630_H =20 static const struct dpu_caps sdm630_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_LINE_WIDTH, .max_mixer_blendstages =3D 0x7, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h index 5cc9f55d542b..ee3b78ce6bd1 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h @@ -8,7 +8,6 @@ #define _DPU_4_0_SDM845_H =20 static const struct dpu_caps sdm845_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h index ae1b2ed96e9f..02621def12b2 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h @@ -8,7 +8,6 @@ #define _DPU_5_0_SM8150_H =20 static const struct dpu_caps sm8150_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h index b572cfa7ed35..04afc22d9fad 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h @@ -8,7 +8,6 @@ #define _DPU_5_1_SC8180X_H =20 static const struct dpu_caps sc8180x_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h index a56c288ac10c..371fcb7f7bef 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h @@ -8,7 +8,6 @@ #define _DPU_5_2_SM7150_H =20 static const struct dpu_caps sm7150_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h index 26883f6b66b3..a5a3944a5601 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h @@ -7,7 +7,6 @@ #define _DPU_5_3_SM6150_H =20 static const struct dpu_caps sm6150_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0x9, .has_dim_layer =3D true, .has_idle_pc =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h index fbf50f279e66..42d6d1a6cce4 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h @@ -9,7 +9,6 @@ #define _DPU_5_4_SM6125_H =20 static const struct dpu_caps sm6125_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0x6, .has_dim_layer =3D true, .has_idle_pc =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h index 7b8b7a1c2d76..d39ca9b287d4 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h @@ -8,7 +8,6 @@ #define _DPU_6_0_SM8250_H =20 static const struct dpu_caps sm8250_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h index c990ba3b5db0..afe83f5e4349 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h @@ -8,7 +8,6 @@ #define _DPU_6_2_SC7180_H =20 static const struct dpu_caps sc7180_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0x9, .has_dim_layer =3D true, .has_idle_pc =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h index 343ff5482382..90d696707227 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h @@ -8,7 +8,6 @@ #define _DPU_6_3_SM6115_H =20 static const struct dpu_caps sm6115_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_LINE_WIDTH, .max_mixer_blendstages =3D 0x4, .has_dim_layer =3D true, .has_idle_pc =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h index 093d16bdc450..d7a94b7c69f1 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h @@ -9,7 +9,6 @@ #define _DPU_6_4_SM6350_H =20 static const struct dpu_caps sm6350_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0x7, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h index 47053bf9b0a2..fadbfd4f9f95 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h @@ -8,7 +8,6 @@ #define _DPU_6_5_QCM2290_H =20 static const struct dpu_caps qcm2290_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_LINE_WIDTH, .max_mixer_blendstages =3D 0x4, .has_dim_layer =3D true, .has_idle_pc =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h index 98190ee7ec7a..9427ec024d60 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h @@ -9,7 +9,6 @@ #define _DPU_6_9_SM6375_H =20 static const struct dpu_caps sm6375_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_LINE_WIDTH, .max_mixer_blendstages =3D 0x4, .has_dim_layer =3D true, .has_idle_pc =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h index 85aae40c210f..5fe2673fa8d3 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h @@ -8,7 +8,6 @@ #define _DPU_7_0_SM8350_H =20 static const struct dpu_caps sm8350_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h index 8f978b9c3452..80233a687f35 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h @@ -8,7 +8,6 @@ #define _DPU_7_2_SC7280_H =20 static const struct dpu_caps sc7280_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0x7, .has_dim_layer =3D true, .has_idle_pc =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h b/dri= vers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h index 303d33dc7783..37a539a195df 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h @@ -8,7 +8,6 @@ #define _DPU_8_0_SC8280XP_H =20 static const struct dpu_caps sc8280xp_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 11, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h index b09a6af4c474..bda58b5c48df 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h @@ -8,7 +8,6 @@ #define _DPU_8_1_SM8450_H =20 static const struct dpu_caps sm8450_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h index 0f7b4a224e4c..c5affbb42ecb 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h @@ -7,7 +7,6 @@ #define _DPU_8_4_SA8775P_H =20 static const struct dpu_caps sa8775p_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h index 465b6460f875..a34d85a82e99 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h @@ -8,7 +8,6 @@ #define _DPU_9_0_SM8550_H =20 static const struct dpu_caps sm8550_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_1_sar2130p.h b/dri= vers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_1_sar2130p.h index 6caa7d40f368..21e40f098d6e 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_1_sar2130p.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_1_sar2130p.h @@ -8,7 +8,6 @@ #define _DPU_9_1_SAR2130P_H =20 static const struct dpu_caps sar2130p_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h b/dri= vers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h index 7243eebb85f3..6906fb060c19 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h @@ -7,7 +7,6 @@ #define _DPU_9_2_X1E80100_H =20 static const struct dpu_caps x1e80100_dpu_caps =3D { - .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, .has_src_split =3D true, .has_dim_layer =3D true, diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.h index ee94d0ccb8a3..67a97d62ed54 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h @@ -259,7 +259,6 @@ struct dpu_rotation_cfg { =20 /** * struct dpu_caps - define DPU capabilities - * @max_mixer_width max layer mixer line width support. * @max_mixer_blendstages max layer mixer blend stages or * supported z order * @has_src_split source split feature status @@ -272,7 +271,6 @@ struct dpu_rotation_cfg { * @max_vdeci_exp max vertical decimation supported (max is 2^value) */ struct dpu_caps { - u32 max_mixer_width; u32 max_mixer_blendstages; bool has_src_split; bool has_dim_layer; --=20 2.47.3