From nobody Mon Feb 9 16:20:48 2026 Received: from PNYPR01CU001.outbound.protection.outlook.com (mail-centralindiaazon11020112.outbound.protection.outlook.com [52.101.225.112]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 17C5A239E8D; Thu, 1 Jan 2026 08:43:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.225.112 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767257003; cv=fail; b=VtnBstdzPpgef4F3M90TVZrbYK05PGCcKzq9FoAzqsxmEYfLayMZjumZIDKx5YQ27IQMm0fWP0RBmB5KGRedqlpNrC6dZ1QpDHuUB2U9oxB3hZt4bpBhapDl7+tuHU92EuZ4yDLfsx9gvjCvyZHeNoDicZyCbwfNKbx/jQJ9hyw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767257003; c=relaxed/simple; bh=47SSyVudXDRrhJNX/vzDB1u23YTxGvliOMofzZQP9zY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=jdsOsFGZuSKRh3QsmMq0y1l+7MWQmoF+twUj975fqiQdLsVWkFzxdY/qgTluKfrwhIdjzRQ/MDwgVwj9cjRGe+ivx3Y8BsOzbGuQHJRI8WCKYqxd9ywhC2ll4xcR/gLmWEYLcNfO+Amq0GLGfH3jO8jkxKhUVkLI48o6aHwUvvE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=siliconsignals.io; spf=pass smtp.mailfrom=siliconsignals.io; dkim=pass (2048-bit key) header.d=siliconsignals.io header.i=@siliconsignals.io header.b=AkVJgQMv; arc=fail smtp.client-ip=52.101.225.112 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=siliconsignals.io Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=siliconsignals.io Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=siliconsignals.io header.i=@siliconsignals.io header.b="AkVJgQMv" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=A8+NgOwRSF9pJogpzlFO1Z5KAHZ51gxHY/1ANalRJNId64pUl+fh/100/8sDufYGgW4NoQGb5JbGSqIMquhdPI4uC732EUMqpdFvVY+92O32/r0nAAkXplww3y4X8EFZ6Nsab0goHDUpzF/E++GL2sBUDSlpkSxf5Ppf/IO2cVhC1edHm2HikUtfaN7oF2dAa7oi3CFL0tbqGZixA/MIMCYVjPvS2P4NqiGM4Ld8OyFDsqINvG1GtZSk7hlxVJbfNhlTQpoSumZ5RVomzJ0GDMzooPEhJUTMmXZ1IYiB1xVlg/ReHdwgUZ1+zJ7DsqfEy1ii9kWaTh8JxS/u2Ohubw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=nvDDL5PnNI7GJl/6ikk2eDmXVtp4qruiJvvL3iEuqx0=; b=IbWLcvF/AaS97QhJPzphoX//WXY8+vD9T5C8stZovPAcSEP8lL/0NMgA93IpvsTyHira/c9f0/O7VYDnk4of8Sn44YqkA5BLa7oY4bjONnADf8/jPC21OKG798rTj75xscWc9k8jE+bY2Bq15UV6yfE8B5/DDereJcBEHjOWJ3cQsudk2uHznIjB0HXpMFpo53SeRi7i52GSUlvVJTQZ5BDGZNdikuvjVP72SNVAzSlFjSSNoT1i4TUrNO4ENYF0CQc+xtKDIqyGWVtHh1NuNoGfSg0vwjxAGM+qLOEKjtoQiKi0Vxj521kqwbdglR4kZp4eb/QkgasMvmt0JM1kWA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=siliconsignals.io; dmarc=pass action=none header.from=siliconsignals.io; dkim=pass header.d=siliconsignals.io; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=siliconsignals.io; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=nvDDL5PnNI7GJl/6ikk2eDmXVtp4qruiJvvL3iEuqx0=; b=AkVJgQMvbO1lxdiKP219kj+nrSJE8orSjTouW6gc23P6CPtUuHFeuwHljbVjqZRk2g/tZmVxYweJgUKrrXEZw3z0B91uJS1w3vPioeZbqjnOgKXnPi44Hn/XPsiFQW91n/YB96SO9fvGCohT2580iPHXKeZ2Pt8mPnyfLrNJBQ4ahTU4+9uNLfBh6L+24pAAq8mh7BF8oGwKTJ1oCuWvVAZ3WqHiG2HzuGuluGBn1KA8rRcjq+mPE5tD8m2ttF05uO0IxNoUFO1b9bioRXcE8bzR6vLLWOPVuC1WMbBr7+DGt5w9pozlGElfpYc1Vxlasg4oayuFtnzYkcY2BVxrOQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=siliconsignals.io; Received: from PN0P287MB2019.INDP287.PROD.OUTLOOK.COM (2603:1096:c01:1b8::9) by MA5P287MB4670.INDP287.PROD.OUTLOOK.COM (2603:1096:a01:194::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9478.4; Thu, 1 Jan 2026 08:43:18 +0000 Received: from PN0P287MB2019.INDP287.PROD.OUTLOOK.COM ([fe80::ebd8:538d:c705:8432]) by PN0P287MB2019.INDP287.PROD.OUTLOOK.COM ([fe80::ebd8:538d:c705:8432%7]) with mapi id 15.20.9478.004; Thu, 1 Jan 2026 08:43:18 +0000 From: Himanshu Bhavani To: robh@kernel.org, krzk+dt@kernel.org, sakari.ailus@linux.intel.com Cc: Elgin Perumbilly , Himanshu Bhavani , Vladimir Zapolskiy , Krzysztof Kozlowski , Mauro Carvalho Chehab , Conor Dooley , Hans Verkuil , Mehdi Djait , Hans de Goede , =?UTF-8?q?Andr=C3=A9=20Apitzsch?= , Laurent Pinchart , Dongcheng Yan , Sylvain Petinot , Benjamin Mugnier , Heimir Thor Sverrisson , Jingjing Xiong , Hardevsinh Palaniya , linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v8 1/2] dt-bindings: media: i2c: Add os05b10 sensor Date: Thu, 1 Jan 2026 14:12:46 +0530 Message-Id: <20260101084254.20014-2-himanshu.bhavani@siliconsignals.io> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260101084254.20014-1-himanshu.bhavani@siliconsignals.io> References: <20260101084254.20014-1-himanshu.bhavani@siliconsignals.io> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: PN3PR01CA0161.INDPRD01.PROD.OUTLOOK.COM (2603:1096:c01:c8::17) To PN0P287MB2019.INDP287.PROD.OUTLOOK.COM (2603:1096:c01:1b8::9) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PN0P287MB2019:EE_|MA5P287MB4670:EE_ X-MS-Office365-Filtering-Correlation-Id: 66b92ba6-94d3-44ed-4004-08de4911cf99 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|376014|52116014|366016|1800799024|38350700014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?+n5WNinC1qV2pHeyiyef2+m88pY9nOcKV3CtvGiBkrctz7xl45mp0L6z+3/x?= =?us-ascii?Q?+1p5MeoT1nlaXHcfadg0wr21G3SC4Elal337kGaYLfVPpgs1NB4SIrASWF3I?= =?us-ascii?Q?hDF3HjVYxMoUoCSabrhHn+MRVL9LL9/QBJM8TgA0skk1KxCeGyP3YpHcI6M/?= =?us-ascii?Q?24e5R5ZOEC11bNJCzDA48HyGnXaUSwWiREgBIijgtReSsmh/nm1f9tnatBx4?= =?us-ascii?Q?nLwnIDUZZ2Wf49KHz9Xb7qOVj3suw+BYInNOeBdT6nDje1CbigEr3GQ6Uh73?= =?us-ascii?Q?0CSB97WryHwWLs9/mSr+uIX5374A6DPRe564WuhMs2IctxhEPGhh791GHUbW?= =?us-ascii?Q?KJuDvLXdlJvAGso+M6kLsl8V6hSRtw6P2TyvJFNp9Tji+LOknclvndBEyV+9?= =?us-ascii?Q?DDBqB50sR7q7XTgiP811Ck0R+JVrRA/PCVzdowHDEV9qbIsFCBEnlRp43OIY?= =?us-ascii?Q?lzYJp5Otv7fHNaggRLuLw5q++XvMhAp2YdkmwgBXMhDAA5RAU7BKbAcpp4ht?= =?us-ascii?Q?aPT0GdvEjMCgc9ACINsKaFmwa4IEfHtC6T8vCyY9ARbk0P4Jc0vxU1HTgR3s?= =?us-ascii?Q?vC6KevEL/iq7qzhDzvN94cn+JF2dQ+oiy284uV5KmuavY9Xp4YOQEiToq1UB?= =?us-ascii?Q?IsGTsTCnrVT16kg8mKmeWYgCLz1mHUm9zVDoUlartFeo/rNw5d8a0mF6Xffs?= =?us-ascii?Q?gz5rbaKNv8jyS3fXGOkdjgHjCyyq4cbds7iPPDOvkzUrOmlAOl/DXjH7dL7E?= =?us-ascii?Q?k5e0O8aCjEIZdQFBAZs1FJD2iFTZHhAwiwjxMkRXIMuE4RYdLzKldTP93KQ3?= =?us-ascii?Q?v0Dma/wfwDva4kwAEZYpz3nJjAIH4H4KcHaGkpsNmvFPNXNEHtXouzfg+yUN?= =?us-ascii?Q?Lo8m+/e/euuZPSklSgaZohws7tmT1aDzVJRk8F1ypQ+ZRVPLd1hojDg2CZnt?= =?us-ascii?Q?XtNsxtqgjIP4P7qub74RFz+moqIPoPb/CTBFx/2V/uEOS43JpnUpw899b5PQ?= =?us-ascii?Q?d3peKJehh7lmv7LRRg/ed32b+lxDzworY+w5gxJifr8cJHF9SaUyHWxVtFxr?= =?us-ascii?Q?JJ/5+0RHFVmzW0fxkjj/YU7a/QEWCW7Et4pANhHpUf27yZQc4NCNeFNtNFz+?= =?us-ascii?Q?RFdiTaeDylgTrBsfevs7yqEjyXXCH4F6tVAenRp2oxsULNXgxMFNPX2Rl+po?= =?us-ascii?Q?J4OMivErSOyPS3V9K5xBnnLpSVtR0LVIR/JaGEzjetxxNas05q/U5TqAmiyB?= =?us-ascii?Q?2kWFmO8JBjXHmVnYJiMdgGI5RXJy4ILdASTO18JIeE4TUWxREAcRhrTLhI8A?= =?us-ascii?Q?nqvvVp6H5Mn/2/ejLlNGneX+E4Y7mzQ9NqfU2Vg3G5h5Gywqhyfyduf1rHEZ?= =?us-ascii?Q?1L7w+35sS5z+gXWHXej95mo9jFsKiB44190FIY8CqaayBgUWhI9XsHPdB0sg?= =?us-ascii?Q?GxQuzGVV6+2uyULJCHefAXJvBMj5T7S5MKJRXauwq00vKqfxjTOJyw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PN0P287MB2019.INDP287.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(7416014)(376014)(52116014)(366016)(1800799024)(38350700014);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?Y77e4hj1k55pyHGD4VCt3CM/jiSyDKDv3FKOXxQDknXqePhtLXWGtELfClwr?= =?us-ascii?Q?8pYZr/3TgeaeYMmg/NoFSHjT/bBo4PUFmCILD619RfNSsggA66KGOMyAOLy7?= =?us-ascii?Q?BVuKBdErCdpZSGcbQjHWbZYcouzyZCwfkX1Co0O/kE1kAVPM2DWiEpasqk+h?= =?us-ascii?Q?Eph4J/1xEEahG9+VW7PBf/fbDX3YANJMXgoV0cHFQ93upzcmSk41/2awXvGE?= =?us-ascii?Q?2iybDE56aPe98DIdGeBYHpTa5nf9jch0cPXEhjysiVh6T2TBlmecw+5rbsBM?= =?us-ascii?Q?rIZ5eQ1iktINLxV5Co4zp7PGMz4vifL1S263NWm3MCVEhNzzDWF0KYSPG05h?= =?us-ascii?Q?Cb5Hknp016G41xNS3ICNqgjRAbFkHFQA0iHgV+4mmq6ZKl06oYBsPdTn7yGs?= =?us-ascii?Q?VOn0BqrWFSqWYfZAuwXm/hLWHGTXgS4bXPm6VVTn9ZXPfU2v5QtIBdsx9Js9?= =?us-ascii?Q?qtBw+j535OjKaSUPfaAHncne3QF3SViUqrcu/ZNYUj5LCnkZAbFL0I6zvOb5?= =?us-ascii?Q?1uZ8jOfAb9H/uAAxbrBSHoy5jVvCkkyUOUNBrMBAtKEML+LlCXeE3ObWkgy0?= =?us-ascii?Q?qUhucwan8BCseewNrSuoSCyad3QeCrSzW33FRkisdlo4I6424tFIcsBGjCxJ?= =?us-ascii?Q?joB9coyk5qZV/6dCCfh9CRU47CpllKPdAfzroRvQllIBdZ+goEboLbwe0L4i?= =?us-ascii?Q?aDZYjktb4re1R/wp+yNqSjZOoBpsyU2eRmosbhrA0wdJADyq+S3Gdfr5ivLN?= =?us-ascii?Q?Vb/hK6KtUOU+rOosAeroLx3V7xoOHB+mcJTAxts3DPEJWjnzFKh2xRhwXxtS?= =?us-ascii?Q?t3O6JhSDy1OCYtBsXcZihzOVVBgiueR8I44LwJhxMxqqWJC8KWknvqR/YQTC?= =?us-ascii?Q?VOVV2PkvaeU0M0q31ELDsgOFebkXcB9xW83TnpldztROFxHVVDoUhHQi9YCl?= =?us-ascii?Q?2M7e8DmEt2MCtJYH2pG5A3QRrKMJrxSjPOkcgxiGwkHR/grGPNaTpW/rZi+2?= =?us-ascii?Q?3/fAWz98gW+mwpdTqoTxuKkM30pi4jaWkopv5HagGRdTXcKJxvkP5CKlWqAQ?= =?us-ascii?Q?2gCdkTT9d/QtHAivCQnDr9jeJAlXpDDm2t0QmA5mjQ1ftzG3tSRh3p8Zhksz?= =?us-ascii?Q?g043Um0Eh9yM5SJh5mfKEJLCPcNAh0eIlfaMEfwQk0Ry95zJCRe3jQVHALi+?= =?us-ascii?Q?QrsLWjg4IJTqvprZyWC2Q0SOwRwWRp7KsWFvzqrxKjWPKAQBYCzWdgQJ0/iv?= =?us-ascii?Q?zJCIhV7wOTWO6nX4Hl9sURTS9xBbe4WERG+J5iNePweWAziiAyn4ASwpWVnp?= =?us-ascii?Q?y9CAxZnQGUikPum0evZoEq0kccKlqxJpuVKzI99ZAL9s1nB5QVYemop6EVXT?= =?us-ascii?Q?Mgfdub12lsHGCAF3tUBl4aU3HMGkNmwRKV2UteU+35hQ8y4DdBmI2p8a84Cr?= =?us-ascii?Q?RU17bBW9AUsxIrOb3j8LUPPFQ7wLxDJUZxUachzhWS8gG1PeZZ4saoAxqWij?= =?us-ascii?Q?LBUZcMacwslgPRhhMcJ36GXbJWQncOJOgWD3h9ehFZSssih+DBrMUGC+2stW?= =?us-ascii?Q?gd/ZYo3Qhw271S9B4/mNHNvv7IDI1OdLebJBEhA+sR7HBxGsT4GnBUdPDMPt?= =?us-ascii?Q?H72RK9HWBx278+bUfUnjuRYjfv6MJUDBF2dUBzuKnUxmQA/vYh+Ol5vGq7Gb?= =?us-ascii?Q?IFXAt5f/k3cVychO2OGn4GFZT8yIH2VKYFZpCG8WZu1kzb8VKrDS6NiXDXFY?= =?us-ascii?Q?SqNquRroYYszPlPrqFe+6NBqcMMiF2sOT+4Yhh877rhXUqAnCUqd?= X-OriginatorOrg: siliconsignals.io X-MS-Exchange-CrossTenant-Network-Message-Id: 66b92ba6-94d3-44ed-4004-08de4911cf99 X-MS-Exchange-CrossTenant-AuthSource: PN0P287MB2019.INDP287.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Jan 2026 08:43:18.0629 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 7ec5089e-a433-4bd1-a638-82ee62e21d37 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 5VTCG44JGeL5BpXe25TK/Z86vunRNpyjKqRUTryHHWhOD8DuAj8SMOUFzuJNOdjjX6y0QDMj4Q2ugHDVNydl1p3JhsaNuh1+6Qvexktx6eGlzIa/hWuMg6+8/oVdz3R3 X-MS-Exchange-Transport-CrossTenantHeadersStamped: MA5P287MB4670 Content-Type: text/plain; charset="utf-8" From: Elgin Perumbilly Add bindings for Omnivision OS05B10 sensor. Add MAINTAINERS entry for Omnivision OS05B10 binding documentation Signed-off-by: Elgin Perumbilly Signed-off-by: Himanshu Bhavani Reviewed-by: Vladimir Zapolskiy Reviewed-by: Krzysztof Kozlowski --- .../bindings/media/i2c/ovti,os05b10.yaml | 103 ++++++++++++++++++ MAINTAINERS | 7 ++ 2 files changed, 110 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/i2c/ovti,os05b1= 0.yaml diff --git a/Documentation/devicetree/bindings/media/i2c/ovti,os05b10.yaml = b/Documentation/devicetree/bindings/media/i2c/ovti,os05b10.yaml new file mode 100644 index 000000000000..b76771d81851 --- /dev/null +++ b/Documentation/devicetree/bindings/media/i2c/ovti,os05b10.yaml @@ -0,0 +1,103 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/i2c/ovti,os05b10.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: OmniVision OS05B10 Image Sensor + +maintainers: + - Elgin Perumbilly + +description: + The OmniVision OS05B10 is a 5MP (2592x1944) color CMOS image sensor cont= rolled + through an I2C-compatible SCCB bus. it outputs RAW10/RAW12 format and us= es a + 1/2.78" optical format. + +properties: + compatible: + const: ovti,os05b10 + + reg: + maxItems: 1 + + clocks: + items: + - description: XCLK clock + + avdd-supply: + description: Analog Domain Power Supply (2.8v) + + dovdd-supply: + description: I/O Domain Power Supply (1.8v) + + dvdd-supply: + description: Digital Domain Power Supply (1.2v) + + reset-gpios: + maxItems: 1 + description: Reset Pin GPIO Control (active low) + + port: + description: MIPI CSI-2 transmitter port + $ref: /schemas/graph.yaml#/$defs/port-base + additionalProperties: false + + properties: + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + + properties: + data-lanes: + oneOf: + - items: + - const: 1 + - const: 2 + - const: 3 + - const: 4 + - items: + - const: 1 + - const: 2 + required: + - data-lanes + - link-frequencies + +required: + - compatible + - reg + - clocks + - avdd-supply + - dovdd-supply + - dvdd-supply + - port + +additionalProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + camera-sensor@36 { + compatible =3D "ovti,os05b10"; + reg =3D <0x36>; + clocks =3D <&os05b10_clk>; + reset-gpios =3D <&gpio1 7 GPIO_ACTIVE_LOW>; + + avdd-supply =3D <&os05b10_avdd_2v8>; + dvdd-supply =3D <&os05b10_dvdd_1v2>; + dovdd-supply =3D <&os05b10_dovdd_1v8>; + + port { + cam_out: endpoint { + remote-endpoint =3D <&mipi_in_cam>; + data-lanes =3D <1 2 3 4>; + link-frequencies =3D /bits/ 64 <600000000>; + }; + }; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 663e86eb9ff1..c85915d5d20e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19234,6 +19234,13 @@ T: git git://linuxtv.org/media_tree.git F: Documentation/devicetree/bindings/media/i2c/ovti,og0ve1b.yaml F: drivers/media/i2c/og0ve1b.c +OMNIVISION OS05B10 SENSOR DRIVER +M: Himanshu Bhavani +M: Elgin Perumbilly +L: linux-media@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/media/i2c/ovti,os05b10.yaml + OMNIVISION OV01A10 SENSOR DRIVER M: Bingbu Cao L: linux-media@vger.kernel.org -- 2.34.1 From nobody Mon Feb 9 16:20:48 2026 Received: from MA0PR01CU009.outbound.protection.outlook.com (mail-southindiaazon11020131.outbound.protection.outlook.com [52.101.227.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EE8B242D9B; Thu, 1 Jan 2026 08:43:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.227.131 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767257014; cv=fail; b=QB2JSWCPFfXnrQOME7fk9KeZAoADlDB73fo3ajx3abvHJtvcTT9chhTY+198HJVBz8kuODz5OxaHbVbWQv3S8XsMg/rCZzqsSScP/Pja4bf7dW8+jbYRCBiJOwx1UVJscS9/cTdSeSp4uM2M1m67Si0CB0+Ld4WVNk5KCK529RM= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767257014; c=relaxed/simple; bh=UoJ4RoAswpQ9tAT1Wta5fkF7L3eqTGeaxVv+wwVoIrk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=Nifk4vZgVqnFz32CbynS37MCTLAteiMYD1Zt3OsRxedMiF0lQUtReiqxdFH7v4rfSqkfyuP3IinoLwsxAKilHzBNZFBeirssdDb62Sh8raCPr5Lb+Hb1jD41PrVbYDydz9L8F9NrfFPCLXSJ6CVJiRAlaNyevst1SO0eoPdeKEI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=siliconsignals.io; spf=pass smtp.mailfrom=siliconsignals.io; dkim=pass (2048-bit key) header.d=siliconsignals.io header.i=@siliconsignals.io header.b=WYiE8+F7; arc=fail smtp.client-ip=52.101.227.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=siliconsignals.io Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=siliconsignals.io Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=siliconsignals.io header.i=@siliconsignals.io header.b="WYiE8+F7" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=JARgJvYvV90H4IWH+rI83OiuNE+wN6oyhoO53RCMYukQodA4Xx3KzQ4vPcCYeSKD8cloSFl9zghJz70yPkB82YwE2Vx7SpXsSBdSYKL9kU3b0PZIysYIZTQGjzlvqUhpFS6O4p2yKXQO5oxSg/0TUbMddlqAcqZZ6zVqTm9yXPpMDOJlDCGJfUg+SDpoot3c2hra6oe+XM7lOnDkzXcvELyV31TmsAMGhFZTX1rTI2MTbto+m1G/quDU8bUJQ4+nDs8D7laUE8Uz7VCMTQUQJjJbFVekp4leVeDmx4DjNRi8MPoTdMpzWeL4pGWFsTBlI+4Pi9kDcVj22VNcH9DgEw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=bchLAYztfChReiAJtR6oOycRk8X5kd/ohgmbhgVoIvc=; b=o1v2uaSZROpZ3VJ+65y53J+MhzCi/w5nGUbMybXiI7UhpK5sjlcga1e/anv5z/mojNdyFp/CZV67PvTUFMkSbsr0kt7F7acgGcL86yiFPrye1eNBWjHjbODh+aN9qNe0jodBdtwmvvINe6mHGW8QDL0w3twXbt0dRkah56gefpfJS84u9UIx6BpqaRmSb7Vviu+s8ZalOilST19v0p1mwP8paILfXQmSxF/iihka9RazqwNVH9Fgb73KkYHM8YjKv4WNRYX4D62OyDJV/3RkYO5Yo6TzjqVzukKKh5Tvewzi7ZwybblZRyER8+DMLvcFQM3Cq2iIU/F6D3IJuFnuxQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=siliconsignals.io; dmarc=pass action=none header.from=siliconsignals.io; dkim=pass header.d=siliconsignals.io; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=siliconsignals.io; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=bchLAYztfChReiAJtR6oOycRk8X5kd/ohgmbhgVoIvc=; b=WYiE8+F7T07b/E4HqcS7iOp/HE7WSD7ScEVjARw367SF+PlDJaAGr3dKfdZHph4olJyIKPIZmrlI8jZkUAehjZ7FYml95eAzvy+crUsoCs/uaad3KJ+ZZXyAVomO+jx6JFMG+xuClfsNrHE6CwZoMFMH2Hjj/y+wASGx7zYn0NXK451aLVFUmFMnxFu+OQvzHxqhzsRSoesmdoBInSSCELOlVjpKJn3K+tPMVmrwCGOS8HWfHNFN3t6N1E8fz9+WdfmNUZeqHo+EPmVAeqfLyotC1icwyVSGY9ch1NkUTZcZ41SrLbwGfSiVMcDtltpxZeT+hV0mhcnD+HJPJnzg/w== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=siliconsignals.io; Received: from PN0P287MB2019.INDP287.PROD.OUTLOOK.COM (2603:1096:c01:1b8::9) by MA5P287MB4670.INDP287.PROD.OUTLOOK.COM (2603:1096:a01:194::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9478.4; Thu, 1 Jan 2026 08:43:27 +0000 Received: from PN0P287MB2019.INDP287.PROD.OUTLOOK.COM ([fe80::ebd8:538d:c705:8432]) by PN0P287MB2019.INDP287.PROD.OUTLOOK.COM ([fe80::ebd8:538d:c705:8432%7]) with mapi id 15.20.9478.004; Thu, 1 Jan 2026 08:43:27 +0000 From: Himanshu Bhavani To: robh@kernel.org, krzk+dt@kernel.org, sakari.ailus@linux.intel.com Cc: Himanshu Bhavani , Elgin Perumbilly , Vladimir Zapolskiy , Mehdi Djait , Mauro Carvalho Chehab , Conor Dooley , Hans Verkuil , Hans de Goede , Laurent Pinchart , =?UTF-8?q?Andr=C3=A9=20Apitzsch?= , Benjamin Mugnier , Dongcheng Yan , Sylvain Petinot , Heimir Thor Sverrisson , Svyatoslav Ryhel , Jingjing Xiong , linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v8 2/2] media: i2c: add os05b10 image sensor driver Date: Thu, 1 Jan 2026 14:12:47 +0530 Message-Id: <20260101084254.20014-3-himanshu.bhavani@siliconsignals.io> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260101084254.20014-1-himanshu.bhavani@siliconsignals.io> References: <20260101084254.20014-1-himanshu.bhavani@siliconsignals.io> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: PN3PR01CA0161.INDPRD01.PROD.OUTLOOK.COM (2603:1096:c01:c8::17) To PN0P287MB2019.INDP287.PROD.OUTLOOK.COM (2603:1096:c01:1b8::9) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PN0P287MB2019:EE_|MA5P287MB4670:EE_ X-MS-Office365-Filtering-Correlation-Id: c5b7f9e0-d8a0-457d-4285-08de4911d553 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|376014|52116014|366016|1800799024|38350700014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?xrkGRv4QnM/ZtKMtwcVH4vVyCD/8Eb62FUl/1d2O2QDfcxSlDIlQBuw4/ilg?= =?us-ascii?Q?g1R2jOUS2eFlOvzCyIXH3FPaTvFTNDDco6nEwVfETAEVQYmLkQ9GXaLTT4yE?= =?us-ascii?Q?d3hGllEe6mTEMkn+vKWrwXANymB9dlHf2M2iZjAXX1UnQsT0wnTL+MG6BmOg?= =?us-ascii?Q?MNQfYkOuOS4NVuO0GxayssNj2Rwo6dP2//pUwSnbStd7BLLQ+ARqDmHs/c8H?= =?us-ascii?Q?czzzqLPJBu4ZoiuzSxKsHyf/dVzqqufKqKQAt0A0G/KNwO7wVDKMU4Aoihfd?= =?us-ascii?Q?Dv6OZ1CnwPGDe15UBzBxsU7xd/WZ2epHCy11I3OcjgvTTScEf8N7syUflVVG?= =?us-ascii?Q?QS7Y9d2fzNobwxTNGM4Dedio8vPe52Dq/z1yjKyxQuNVJ/KlgoRgQmMW8hGL?= =?us-ascii?Q?cViAR9ih02zABBoGvgfSjBRoclQ0Khw1W+l/SmCSfdSkUYOMavRDnWRpzI/z?= =?us-ascii?Q?NxcDSxswp9usXkxudUsUVOUyO4FcEkIkw9p1d2NWsDPBwQ39PMCpUY6T9NGQ?= =?us-ascii?Q?IpaZ97tbZg4S07y8t6fYjk+PNBfVtHGfpNQ6SnTaOsCk72dpMjw9/CFnd3nN?= =?us-ascii?Q?sJT0j4MAC0kL1NiH+NpZSMwNqU6+X+l+VPqi/2abDOsdkrLFQ0if75lO8cI/?= =?us-ascii?Q?+sbHm+nFZbajdq+xGmtsjPQKpPLXBHUIUMEQo/EsVPe8O89nNXYR5r16+rrk?= =?us-ascii?Q?p4oZc4tw4FFRNuJ4gfLmp4/t0UvIt29hBq8l9MGo+s07AxMlWWLGPJ+/WfNB?= =?us-ascii?Q?V2gRZk1jUyWgvODEInwoAu/1xOQWwxoQ2kk5Vd6ylXMnrajHuTHLM+GxsCt2?= =?us-ascii?Q?u4mJ7m5khUrPcvXTDTkemEXYTcKyqbqwaGKmzEesP/JnDziZfweKweeOJN5B?= =?us-ascii?Q?DarV1Hy/MRKmg9bpES9j5Tz8U1jUGz8U54QfHHlsYcn1gHj8vRkG6SVRVo/0?= =?us-ascii?Q?wWLX7vf1IVsKujaumOMfO50UoXM8aDqEGEIEMCiPgQR9EjJN68oxqh1yVByO?= =?us-ascii?Q?AO9A7CgV7tW4zsUvzR0/krT6aild8CynaOPFZoIgTHKb2UY2y5ce3zw/wd6X?= =?us-ascii?Q?go1KY4/ZBn4ArPlZEpjEFyia+EcFo1J9QcCNuavzFxCOd4xanNxuP+RR6X0e?= =?us-ascii?Q?OZMIJcZgM+uKoDORhYgQmQ4eOg4mKkfG1qlNXmaKKSrCaz/a8QJ825rprJfv?= =?us-ascii?Q?Zhh029q4T4DHt6Q8Yw5KUVMrke2mD4wCHcbEpoDwVjCEjHJIK4i2bgLIRi4A?= =?us-ascii?Q?GW6UQMQoENJTtbYorK/OSxGU7aSrY8/nIfqyxkU5chRnU4JL6KC64pRdjUqG?= =?us-ascii?Q?8TNmR7fEEtJMHOJ5QVwpfpHslwjej6dzDifhmHjIQffcnhkkOBk6g5xk7UGD?= =?us-ascii?Q?YL4ZQxFnvWB7LH+SFBxfSOUNu+4D+LRGcCtt2RpAfxPn8YsLEErVtEwsyjpz?= =?us-ascii?Q?kSuoYjfurT0qR76dXVq8h2N2M/KbGbc/ZTsgQ//rqHCEzTsSMrbt5YnjLgbf?= =?us-ascii?Q?5P7CfHyM1Czu3+KP67vHPhdgKU4ESThN1w8n?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PN0P287MB2019.INDP287.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(7416014)(376014)(52116014)(366016)(1800799024)(38350700014);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?uQutp8UJfzlK39M1T30nscX5nKqSe8itkT5VDkRu9QwuFjFzs7ZLKX4S8FjV?= =?us-ascii?Q?r21vR+q0kkez0Vf143sHetQSTBp8Hy3Rvih3njqVcnBKa1ooNC2Jvm5hjmto?= =?us-ascii?Q?tuh9DOF6y2ofJrM7nxyL6wccGxeZyqjEx9LhzZ+BJC7hUmhRorDVYUZXBX2x?= =?us-ascii?Q?4ae5GLP49r2sYEqUq08z2WJyVHeNhcFNjg3hGzYHV5l5uZYFbygro2WQmtrb?= =?us-ascii?Q?KtkJD+nR2Z1B7EdNGTD71lGPMHCygrCxtlh2vUBFAKNvaDYKIDQDV+fLlGs9?= =?us-ascii?Q?1SOo1RSk3HHkQeeWpEuH78Dtg1bSUp+L7UFXSipspb9DgBZGYkxjV5jdXYBu?= =?us-ascii?Q?D3jZ3kr3JZR4Qe5b/S9dgyns2zwxklX2yDfABvI5loNJJjF7kVkP50LryipA?= =?us-ascii?Q?0NsUlW1txNod8uj+9EfYsgl+oLC2vIkilJQEja8nuRhefPwfDVvIjiji/3LI?= =?us-ascii?Q?pJau0F4Sq+y6AyfMhAWQVeUJ8Qz/NsvhtnF0qtreg567oGLKBvjFKsoqvXaA?= =?us-ascii?Q?vyB1ZL8tZ+bgbjqWA3h8Wb/0ynEO/MVgJ+A5kCLVfRVL7g6WtUAJXpp1MDb7?= =?us-ascii?Q?uu/5dmuQzKnuqd5kjQRjnaDPGArti3mBmKrD4mvOwNzet+swC2QPcZ8Ls885?= =?us-ascii?Q?fJTJtDBRb5W4E70FcL/LcEbb5tfCtnyX3ihxXARWnLkLOjXPWy5N+oBXh5Xw?= =?us-ascii?Q?7np3r4izKzY9AyTFDIe7C0zNizsd77WPKSMmpfwxDeKau6cU3+9tGDbH08kh?= =?us-ascii?Q?lsEJtXnXh8SSvlwSyulXcJBksKwC+CHiqnLIZ4VkchB8E6eK8LyFpjLjBqFY?= =?us-ascii?Q?Nt5qkcFB8YhPAGms5GVaX0PkxN1xgapvKOXENLBXtqCrpghPQRQuoRHRwQvX?= =?us-ascii?Q?dwQTXWlAGLbyVBnfHrnuGvcwYOvzoB8Sw+3SDjakot1vijsFtc5L10kbemtg?= =?us-ascii?Q?Nlpw915EEC0FZNjnltaXW3/DDnkVTuZneTUgykBP5uWt2f7e981F/NdohCv7?= =?us-ascii?Q?PLdKbUjK52QWeovanKBj+uhCUwi9jUv2K7ZhgxlWW2J420PV8sn0ubjId7FZ?= =?us-ascii?Q?cgK8xIeUJc19T72XDIixdarKt5qhkffjE0hP+mQlx5kKjvNgGY3F5/Um/zJ8?= =?us-ascii?Q?z5ungw8euNr/V2CxDPpMhSNevKX9yDkaSfYFVrcjQGL4v67vWOJFCpwQCDWy?= =?us-ascii?Q?ejrPzWjtuoq/KOKBFD+gxmb3eHyssshoSCas+U3S8TiQW7khu8aR9WvfrihY?= =?us-ascii?Q?+JdOBfRgnstnrMzaHQRMqLWZ6ePfJoDg67AHoA6KCDk/+5Jr/6W+n1/7WtLb?= =?us-ascii?Q?I6ytxc9e4luSvtQ/yTmXFPQcWJmUIEtSuJey+w0ZjKDdCuDYNZY9ifxDn3RS?= =?us-ascii?Q?QVhR7YxODPy9TUHA29q8ZJYmEjx7IQvvUtg7wv/YRv1vAiWmq/XLKOQp6tsk?= =?us-ascii?Q?gLhu4Rhlu1Dvie1pj5DTJ1cq9kOih+SXdxL+QyTxNDRmi9cr5nz6xaaxSoq1?= =?us-ascii?Q?jqKZQCgy6flPLmPrEsu/f3cnpmpHZPOI949N+E8tNhP5zP6DBLdN9zWpRjJ5?= =?us-ascii?Q?IDfBX+ptZ/OiEm12x67cj0/kKdu7xpwLBEsL5wboOjZzEtx+kPV5u4b08N9H?= =?us-ascii?Q?zuLvpqcAlvGDNec4vGa05c4Lz74XuP99mus4gIoUXwgH8ZsLd20ZAm0Qd3nJ?= =?us-ascii?Q?pEUm9zxVkNy1IIeJOlCgWfagk/ENe+feZp+/B7yiOP1sbzggQiq1TI3BF7bv?= =?us-ascii?Q?zu7rqJedFbY/SWkxiSGfOENXr3eR1NZL5OzU0cXe7fmVIjEda5FU?= X-OriginatorOrg: siliconsignals.io X-MS-Exchange-CrossTenant-Network-Message-Id: c5b7f9e0-d8a0-457d-4285-08de4911d553 X-MS-Exchange-CrossTenant-AuthSource: PN0P287MB2019.INDP287.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Jan 2026 08:43:27.7167 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 7ec5089e-a433-4bd1-a638-82ee62e21d37 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 0CCOVPHnXPnknDf8jpjzq7x1N20oLD4caLiv+l6vgZd4YJ8go8LLzalaEENf4rgzMNZNHCJWSJDDiYXUxplzuJKyoZp0A/QxorimHzff1Dvk2TjJKX4MTCNU47+evka/ X-MS-Exchange-Transport-CrossTenantHeadersStamped: MA5P287MB4670 Content-Type: text/plain; charset="utf-8" Add a v4l2 subdevice driver for the Omnivision OS05B10 sensor. The Omnivision OS05B10 image sensor with an active array size of 2592 x 1944. The following features are supported: - Manual exposure an gain control support - vblank/hblank control support - Supported resolution: 2592 x 1944 @ 60fps (SBGGR10) Co-developed-by: Elgin Perumbilly Signed-off-by: Elgin Perumbilly Signed-off-by: Himanshu Bhavani Reviewed-by: Vladimir Zapolskiy Reviewed-by: Mehdi Djait --- MAINTAINERS | 1 + drivers/media/i2c/Kconfig | 10 + drivers/media/i2c/Makefile | 1 + drivers/media/i2c/os05b10.c | 1109 +++++++++++++++++++++++++++++++++++ 4 files changed, 1121 insertions(+) create mode 100644 drivers/media/i2c/os05b10.c diff --git a/MAINTAINERS b/MAINTAINERS index c85915d5d20e..c48d04ca38d1 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19240,6 +19240,7 @@ M: Elgin Perumbilly L: linux-media@vger.kernel.org S: Maintained F: Documentation/devicetree/bindings/media/i2c/ovti,os05b10.yaml +F: drivers/media/i2c/os05b10.c OMNIVISION OV01A10 SENSOR DRIVER M: Bingbu Cao diff --git a/drivers/media/i2c/Kconfig b/drivers/media/i2c/Kconfig index 4b4db8c4f496..9800ba50b9a6 100644 --- a/drivers/media/i2c/Kconfig +++ b/drivers/media/i2c/Kconfig @@ -371,6 +371,16 @@ config VIDEO_OG0VE1B To compile this driver as a module, choose M here: the module will be called og0ve1b. +config VIDEO_OS05B10 + tristate "OmniVision OS05B10 sensor support" + select V4L2_CCI_I2C + help + This is a Video4Linux2 sensor driver for Omnivision + OS05B10 camera sensor. + + To compile this driver as a module, choose M here: the + module will be called os05b10. + config VIDEO_OV01A10 tristate "OmniVision OV01A10 sensor support" help diff --git a/drivers/media/i2c/Makefile b/drivers/media/i2c/Makefile index c5f17602454f..561d37939875 100644 --- a/drivers/media/i2c/Makefile +++ b/drivers/media/i2c/Makefile @@ -84,6 +84,7 @@ obj-$(CONFIG_VIDEO_MT9V032) +=3D mt9v032.o obj-$(CONFIG_VIDEO_MT9V111) +=3D mt9v111.o obj-$(CONFIG_VIDEO_OG01A1B) +=3D og01a1b.o obj-$(CONFIG_VIDEO_OG0VE1B) +=3D og0ve1b.o +obj-$(CONFIG_VIDEO_OS05B10) +=3D os05b10.o obj-$(CONFIG_VIDEO_OV01A10) +=3D ov01a10.o obj-$(CONFIG_VIDEO_OV02A10) +=3D ov02a10.o obj-$(CONFIG_VIDEO_OV02C10) +=3D ov02c10.o diff --git a/drivers/media/i2c/os05b10.c b/drivers/media/i2c/os05b10.c new file mode 100644 index 000000000000..7ec6947adef8 --- /dev/null +++ b/drivers/media/i2c/os05b10.c @@ -0,0 +1,1109 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * V4L2 Support for the os05b10 + * + * Copyright (C) 2025 Silicon Signals Pvt. Ltd. + * + * Inspired from imx219, ov2735 camera drivers. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include +#include + +#define OS05B10_XCLK_FREQ (24 * HZ_PER_MHZ) + +#define OS05B10_REG_CHIP_ID CCI_REG24(0x300a) +#define OS05B10_CHIP_ID 0x530641 + +#define OS05B10_REG_CTRL_MODE CCI_REG8(0x0100) +#define OS05B10_MODE_STANDBY 0x00 +#define OS05B10_MODE_STREAMING 0x01 + +#define OS05B10_REG_EXPOSURE CCI_REG24(0x3500) +#define OS05B10_EXPOSURE_MIN 2 +#define OS05B10_EXPOSURE_STEP 1 +#define OS05B10_EXPOSURE_MARGIN 8 + +#define OS05B10_REG_ANALOG_GAIN CCI_REG16(0x3508) +#define OS05B10_ANALOG_GAIN_MIN 0x80 +#define OS05B10_ANALOG_GAIN_MAX 0x7C0 +#define OS05B10_ANALOG_GAIN_STEP 1 +#define OS05B10_ANALOG_GAIN_DEFAULT 0x80 + +#define OS05B10_REG_HTS CCI_REG16(0x380c) + +#define OS05B10_REG_VTS CCI_REG16(0x380e) +#define OS05B10_VTS_MAX 0x7fff + +#define OS05B10_PIXEL_RATE (480 * HZ_PER_MHZ) +#define OS05B10_LINK_FREQ_600MHZ (600 * HZ_PER_MHZ) + +static const struct v4l2_rect os05b10_native_area =3D { + .top =3D 0, + .left =3D 0, + .width =3D 2608, + .height =3D 1960, +}; + +static const struct v4l2_rect os05b10_active_area =3D { + .top =3D 8, + .left =3D 8, + .width =3D 2592, + .height =3D 1944, +}; + +static const char * const os05b10_supply_name[] =3D { + "avdd", /* Analog supply */ + "dovdd", /* Digital IO */ + "dvdd", /* Digital core */ +}; + +static const struct cci_reg_sequence os05b10_common_regs[] =3D { + { CCI_REG8(0x0301), 0x44 }, + { CCI_REG8(0x0303), 0x02 }, + { CCI_REG8(0x0305), 0x32 }, + { CCI_REG8(0x0306), 0x00 }, + { CCI_REG8(0x0325), 0x3b }, + { CCI_REG8(0x3002), 0x21 }, + { CCI_REG8(0x3016), 0x72 }, + { CCI_REG8(0x301e), 0xb4 }, + { CCI_REG8(0x301f), 0xd0 }, + { CCI_REG8(0x3021), 0x03 }, + { CCI_REG8(0x3022), 0x01 }, + { CCI_REG8(0x3107), 0xa1 }, + { CCI_REG8(0x3108), 0x7d }, + { CCI_REG8(0x3109), 0xfc }, + { CCI_REG8(0x3503), 0x88 }, + { CCI_REG8(0x350a), 0x04 }, + { CCI_REG8(0x350b), 0x00 }, + { CCI_REG8(0x350c), 0x00 }, + { CCI_REG8(0x350d), 0x80 }, + { CCI_REG8(0x350e), 0x04 }, + { CCI_REG8(0x350f), 0x00 }, + { CCI_REG8(0x3510), 0x00 }, + { CCI_REG8(0x3511), 0x00 }, + { CCI_REG8(0x3512), 0x20 }, + { CCI_REG8(0x3600), 0x4d }, + { CCI_REG8(0x3601), 0x08 }, + { CCI_REG8(0x3610), 0x87 }, + { CCI_REG8(0x3611), 0x24 }, + { CCI_REG8(0x3614), 0x4c }, + { CCI_REG8(0x3620), 0x0c }, + { CCI_REG8(0x3632), 0x80 }, + { CCI_REG8(0x3633), 0x00 }, + { CCI_REG8(0x3636), 0xcc }, + { CCI_REG8(0x3637), 0x27 }, + { CCI_REG8(0x3660), 0x00 }, + { CCI_REG8(0x3662), 0x10 }, + { CCI_REG8(0x3665), 0x00 }, + { CCI_REG8(0x3666), 0x00 }, + { CCI_REG8(0x366a), 0x14 }, + { CCI_REG8(0x3670), 0x0b }, + { CCI_REG8(0x3671), 0x0b }, + { CCI_REG8(0x3672), 0x0b }, + { CCI_REG8(0x3673), 0x0b }, + { CCI_REG8(0x3678), 0x2b }, + { CCI_REG8(0x367a), 0x11 }, + { CCI_REG8(0x367b), 0x11 }, + { CCI_REG8(0x367c), 0x11 }, + { CCI_REG8(0x367d), 0x11 }, + { CCI_REG8(0x3681), 0xff }, + { CCI_REG8(0x3682), 0x86 }, + { CCI_REG8(0x3683), 0x44 }, + { CCI_REG8(0x3684), 0x24 }, + { CCI_REG8(0x3685), 0x00 }, + { CCI_REG8(0x368a), 0x00 }, + { CCI_REG8(0x368d), 0x2b }, + { CCI_REG8(0x368e), 0x2b }, + { CCI_REG8(0x3690), 0x00 }, + { CCI_REG8(0x3691), 0x0b }, + { CCI_REG8(0x3692), 0x0b }, + { CCI_REG8(0x3693), 0x0b }, + { CCI_REG8(0x3694), 0x0b }, + { CCI_REG8(0x369d), 0x68 }, + { CCI_REG8(0x369e), 0x34 }, + { CCI_REG8(0x369f), 0x1b }, + { CCI_REG8(0x36a0), 0x0f }, + { CCI_REG8(0x36a1), 0x77 }, + { CCI_REG8(0x36b0), 0x30 }, + { CCI_REG8(0x36b2), 0x00 }, + { CCI_REG8(0x36b3), 0x00 }, + { CCI_REG8(0x36b4), 0x00 }, + { CCI_REG8(0x36b5), 0x00 }, + { CCI_REG8(0x36b6), 0x00 }, + { CCI_REG8(0x36b7), 0x00 }, + { CCI_REG8(0x36b8), 0x00 }, + { CCI_REG8(0x36b9), 0x00 }, + { CCI_REG8(0x36ba), 0x00 }, + { CCI_REG8(0x36bb), 0x00 }, + { CCI_REG8(0x36bc), 0x00 }, + { CCI_REG8(0x36bd), 0x00 }, + { CCI_REG8(0x36be), 0x00 }, + { CCI_REG8(0x36bf), 0x00 }, + { CCI_REG8(0x36c0), 0x01 }, + { CCI_REG8(0x36c1), 0x00 }, + { CCI_REG8(0x36c2), 0x00 }, + { CCI_REG8(0x36c3), 0x00 }, + { CCI_REG8(0x36c4), 0x00 }, + { CCI_REG8(0x36c5), 0x00 }, + { CCI_REG8(0x36c6), 0x00 }, + { CCI_REG8(0x36c7), 0x00 }, + { CCI_REG8(0x36c8), 0x00 }, + { CCI_REG8(0x36c9), 0x00 }, + { CCI_REG8(0x36ca), 0x0e }, + { CCI_REG8(0x36cb), 0x0e }, + { CCI_REG8(0x36cc), 0x0e }, + { CCI_REG8(0x36cd), 0x0e }, + { CCI_REG8(0x36ce), 0x0c }, + { CCI_REG8(0x36cf), 0x0c }, + { CCI_REG8(0x36d0), 0x0c }, + { CCI_REG8(0x36d1), 0x0c }, + { CCI_REG8(0x36d2), 0x00 }, + { CCI_REG8(0x36d3), 0x08 }, + { CCI_REG8(0x36d4), 0x10 }, + { CCI_REG8(0x36d5), 0x10 }, + { CCI_REG8(0x36d6), 0x00 }, + { CCI_REG8(0x36d7), 0x08 }, + { CCI_REG8(0x36d8), 0x10 }, + { CCI_REG8(0x36d9), 0x10 }, + { CCI_REG8(0x3701), 0x1d }, + { CCI_REG8(0x3703), 0x2a }, + { CCI_REG8(0x3704), 0x05 }, + { CCI_REG8(0x3709), 0x57 }, + { CCI_REG8(0x370b), 0x63 }, + { CCI_REG8(0x3706), 0x28 }, + { CCI_REG8(0x370a), 0x00 }, + { CCI_REG8(0x370b), 0x63 }, + { CCI_REG8(0x370e), 0x0c }, + { CCI_REG8(0x370f), 0x1c }, + { CCI_REG8(0x3710), 0x00 }, + { CCI_REG8(0x3713), 0x00 }, + { CCI_REG8(0x3714), 0x24 }, + { CCI_REG8(0x3716), 0x24 }, + { CCI_REG8(0x371a), 0x1e }, + { CCI_REG8(0x3724), 0x09 }, + { CCI_REG8(0x3725), 0xb2 }, + { CCI_REG8(0x372b), 0x54 }, + { CCI_REG8(0x3730), 0xe1 }, + { CCI_REG8(0x3735), 0x80 }, + { CCI_REG8(0x3739), 0x10 }, + { CCI_REG8(0x373f), 0xb0 }, + { CCI_REG8(0x3740), 0x28 }, + { CCI_REG8(0x3741), 0x21 }, + { CCI_REG8(0x3742), 0x21 }, + { CCI_REG8(0x3743), 0x21 }, + { CCI_REG8(0x3744), 0x63 }, + { CCI_REG8(0x3745), 0x5a }, + { CCI_REG8(0x3746), 0x5a }, + { CCI_REG8(0x3747), 0x5a }, + { CCI_REG8(0x3748), 0x00 }, + { CCI_REG8(0x3749), 0x00 }, + { CCI_REG8(0x374a), 0x00 }, + { CCI_REG8(0x374b), 0x00 }, + { CCI_REG8(0x3756), 0x00 }, + { CCI_REG8(0x3757), 0x0e }, + { CCI_REG8(0x375d), 0x84 }, + { CCI_REG8(0x3760), 0x11 }, + { CCI_REG8(0x3767), 0x08 }, + { CCI_REG8(0x376f), 0x42 }, + { CCI_REG8(0x3771), 0x00 }, + { CCI_REG8(0x3773), 0x01 }, + { CCI_REG8(0x3774), 0x02 }, + { CCI_REG8(0x3775), 0x12 }, + { CCI_REG8(0x3776), 0x02 }, + { CCI_REG8(0x377b), 0x40 }, + { CCI_REG8(0x377c), 0x00 }, + { CCI_REG8(0x377d), 0x0c }, + { CCI_REG8(0x3782), 0x02 }, + { CCI_REG8(0x3787), 0x24 }, + { CCI_REG8(0x378a), 0x01 }, + { CCI_REG8(0x378d), 0x00 }, + { CCI_REG8(0x3790), 0x1f }, + { CCI_REG8(0x3791), 0x58 }, + { CCI_REG8(0x3795), 0x24 }, + { CCI_REG8(0x3796), 0x01 }, + { CCI_REG8(0x3798), 0x40 }, + { CCI_REG8(0x379c), 0x00 }, + { CCI_REG8(0x379d), 0x00 }, + { CCI_REG8(0x379e), 0x00 }, + { CCI_REG8(0x379f), 0x01 }, + { CCI_REG8(0x37a1), 0x10 }, + { CCI_REG8(0x37a6), 0x00 }, + { CCI_REG8(0x37ab), 0x0e }, + { CCI_REG8(0x37ac), 0xa0 }, + { CCI_REG8(0x37be), 0x0a }, + { CCI_REG8(0x37bf), 0x05 }, + { CCI_REG8(0x37bb), 0x02 }, + { CCI_REG8(0x37bf), 0x05 }, + { CCI_REG8(0x37c2), 0x04 }, + { CCI_REG8(0x37c4), 0x11 }, + { CCI_REG8(0x37c5), 0x80 }, + { CCI_REG8(0x37c6), 0x14 }, + { CCI_REG8(0x37c7), 0x08 }, + { CCI_REG8(0x37c8), 0x42 }, + { CCI_REG8(0x37cd), 0x17 }, + { CCI_REG8(0x37ce), 0x01 }, + { CCI_REG8(0x37d8), 0x02 }, + { CCI_REG8(0x37d9), 0x08 }, + { CCI_REG8(0x37dc), 0x01 }, + { CCI_REG8(0x37e0), 0x0c }, + { CCI_REG8(0x37e1), 0x20 }, + { CCI_REG8(0x37e2), 0x10 }, + { CCI_REG8(0x37e3), 0x04 }, + { CCI_REG8(0x37e4), 0x28 }, + { CCI_REG8(0x37e5), 0x02 }, + { CCI_REG8(0x37ef), 0x00 }, + { CCI_REG8(0x37f4), 0x00 }, + { CCI_REG8(0x37f5), 0x00 }, + { CCI_REG8(0x37f6), 0x00 }, + { CCI_REG8(0x37f7), 0x00 }, + { CCI_REG8(0x3800), 0x01 }, + { CCI_REG8(0x3801), 0x30 }, + { CCI_REG8(0x3802), 0x00 }, + { CCI_REG8(0x3803), 0x00 }, + { CCI_REG8(0x3804), 0x0b }, + { CCI_REG8(0x3805), 0x5f }, + { CCI_REG8(0x3806), 0x07 }, + { CCI_REG8(0x3807), 0xa7 }, + { CCI_REG8(0x3808), 0x0a }, + { CCI_REG8(0x3809), 0x20 }, + { CCI_REG8(0x380a), 0x07 }, + { CCI_REG8(0x380b), 0x98 }, + { CCI_REG8(0x380c), 0x06 }, + { CCI_REG8(0x380d), 0xd0 }, + { CCI_REG8(0x380e), 0x07 }, + { CCI_REG8(0x380f), 0xd6 }, + { CCI_REG8(0x3810), 0x00 }, + { CCI_REG8(0x3811), 0x08 }, + { CCI_REG8(0x3812), 0x00 }, + { CCI_REG8(0x3813), 0x08 }, + { CCI_REG8(0x3814), 0x01 }, + { CCI_REG8(0x3815), 0x01 }, + { CCI_REG8(0x3816), 0x01 }, + { CCI_REG8(0x3817), 0x01 }, + { CCI_REG8(0x3818), 0x00 }, + { CCI_REG8(0x3819), 0x00 }, + { CCI_REG8(0x381a), 0x00 }, + { CCI_REG8(0x381b), 0x01 }, + { CCI_REG8(0x3820), 0x88 }, + { CCI_REG8(0x3821), 0x00 }, + { CCI_REG8(0x3822), 0x12 }, + { CCI_REG8(0x3823), 0x08 }, + { CCI_REG8(0x3824), 0x00 }, + { CCI_REG8(0x3825), 0x20 }, + { CCI_REG8(0x3826), 0x00 }, + { CCI_REG8(0x3827), 0x08 }, + { CCI_REG8(0x3829), 0x03 }, + { CCI_REG8(0x382a), 0x00 }, + { CCI_REG8(0x382b), 0x00 }, + { CCI_REG8(0x3832), 0x08 }, + { CCI_REG8(0x3838), 0x00 }, + { CCI_REG8(0x3839), 0x00 }, + { CCI_REG8(0x383a), 0x00 }, + { CCI_REG8(0x383b), 0x00 }, + { CCI_REG8(0x383d), 0x01 }, + { CCI_REG8(0x383e), 0x00 }, + { CCI_REG8(0x383f), 0x00 }, + { CCI_REG8(0x3843), 0x00 }, + { CCI_REG8(0x3880), 0x16 }, + { CCI_REG8(0x3881), 0x00 }, + { CCI_REG8(0x3882), 0x08 }, + { CCI_REG8(0x389a), 0x00 }, + { CCI_REG8(0x389b), 0x00 }, + { CCI_REG8(0x38a2), 0x02 }, + { CCI_REG8(0x38a3), 0x02 }, + { CCI_REG8(0x38a4), 0x02 }, + { CCI_REG8(0x38a5), 0x02 }, + { CCI_REG8(0x38a7), 0x04 }, + { CCI_REG8(0x38b8), 0x02 }, + { CCI_REG8(0x3c80), 0x3e }, + { CCI_REG8(0x3c86), 0x01 }, + { CCI_REG8(0x3c87), 0x02 }, + { CCI_REG8(0x389c), 0x00 }, + { CCI_REG8(0x3ca2), 0x0c }, + { CCI_REG8(0x3d85), 0x1b }, + { CCI_REG8(0x3d8c), 0x01 }, + { CCI_REG8(0x3d8d), 0xe2 }, + { CCI_REG8(0x3f00), 0xcb }, + { CCI_REG8(0x3f03), 0x08 }, + { CCI_REG8(0x3f9e), 0x07 }, + { CCI_REG8(0x3f9f), 0x04 }, + { CCI_REG8(0x4000), 0xf3 }, + { CCI_REG8(0x4002), 0x00 }, + { CCI_REG8(0x4003), 0x40 }, + { CCI_REG8(0x4008), 0x02 }, + { CCI_REG8(0x4009), 0x0d }, + { CCI_REG8(0x400a), 0x01 }, + { CCI_REG8(0x400b), 0x00 }, + { CCI_REG8(0x4040), 0x00 }, + { CCI_REG8(0x4041), 0x07 }, + { CCI_REG8(0x4090), 0x14 }, + { CCI_REG8(0x40b0), 0x01 }, + { CCI_REG8(0x40b1), 0x01 }, + { CCI_REG8(0x40b2), 0x30 }, + { CCI_REG8(0x40b3), 0x04 }, + { CCI_REG8(0x40b4), 0xe8 }, + { CCI_REG8(0x40b5), 0x01 }, + { CCI_REG8(0x40b7), 0x07 }, + { CCI_REG8(0x40b8), 0xff }, + { CCI_REG8(0x40b9), 0x00 }, + { CCI_REG8(0x40ba), 0x00 }, + { CCI_REG8(0x4300), 0xff }, + { CCI_REG8(0x4301), 0x00 }, + { CCI_REG8(0x4302), 0x0f }, + { CCI_REG8(0x4303), 0x20 }, + { CCI_REG8(0x4304), 0x20 }, + { CCI_REG8(0x4305), 0x83 }, + { CCI_REG8(0x4306), 0x21 }, + { CCI_REG8(0x430d), 0x00 }, + { CCI_REG8(0x4505), 0xc4 }, + { CCI_REG8(0x4506), 0x00 }, + { CCI_REG8(0x4507), 0x60 }, + { CCI_REG8(0x4803), 0x00 }, + { CCI_REG8(0x4809), 0x8e }, + { CCI_REG8(0x480e), 0x00 }, + { CCI_REG8(0x4813), 0x00 }, + { CCI_REG8(0x4814), 0x2a }, + { CCI_REG8(0x481b), 0x40 }, + { CCI_REG8(0x481f), 0x30 }, + { CCI_REG8(0x4825), 0x34 }, + { CCI_REG8(0x4829), 0x64 }, + { CCI_REG8(0x4837), 0x12 }, + { CCI_REG8(0x484b), 0x07 }, + { CCI_REG8(0x4883), 0x36 }, + { CCI_REG8(0x4885), 0x03 }, + { CCI_REG8(0x488b), 0x00 }, + { CCI_REG8(0x4d06), 0x01 }, + { CCI_REG8(0x4e00), 0x2a }, + { CCI_REG8(0x4e0d), 0x00 }, + { CCI_REG8(0x5000), 0xf9 }, + { CCI_REG8(0x5001), 0x09 }, + { CCI_REG8(0x5004), 0x00 }, + { CCI_REG8(0x5005), 0x0e }, + { CCI_REG8(0x5036), 0x00 }, + { CCI_REG8(0x5080), 0x04 }, + { CCI_REG8(0x5082), 0x00 }, + { CCI_REG8(0x5180), 0x00 }, + { CCI_REG8(0x5181), 0x10 }, + { CCI_REG8(0x5182), 0x01 }, + { CCI_REG8(0x5183), 0xdf }, + { CCI_REG8(0x5184), 0x02 }, + { CCI_REG8(0x5185), 0x6c }, + { CCI_REG8(0x5189), 0x48 }, + { CCI_REG8(0x520a), 0x03 }, + { CCI_REG8(0x520b), 0x0f }, + { CCI_REG8(0x520c), 0x3f }, + { CCI_REG8(0x580b), 0x03 }, + { CCI_REG8(0x580d), 0x00 }, + { CCI_REG8(0x580f), 0x00 }, + { CCI_REG8(0x5820), 0x00 }, + { CCI_REG8(0x5821), 0x00 }, + { CCI_REG8(0x3222), 0x03 }, + { CCI_REG8(0x3208), 0x06 }, + { CCI_REG8(0x3701), 0x1d }, + { CCI_REG8(0x37ab), 0x01 }, + { CCI_REG8(0x3790), 0x21 }, + { CCI_REG8(0x38be), 0x00 }, + { CCI_REG8(0x3791), 0x5a }, + { CCI_REG8(0x37bf), 0x1c }, + { CCI_REG8(0x3610), 0x37 }, + { CCI_REG8(0x3208), 0x16 }, + { CCI_REG8(0x3208), 0x07 }, + { CCI_REG8(0x3701), 0x1d }, + { CCI_REG8(0x37ab), 0x0e }, + { CCI_REG8(0x3790), 0x21 }, + { CCI_REG8(0x38be), 0x00 }, + { CCI_REG8(0x3791), 0x5a }, + { CCI_REG8(0x37bf), 0x0a }, + { CCI_REG8(0x3610), 0x87 }, + { CCI_REG8(0x3208), 0x17 }, + { CCI_REG8(0x3208), 0x08 }, + { CCI_REG8(0x3701), 0x1d }, + { CCI_REG8(0x37ab), 0x0e }, + { CCI_REG8(0x3790), 0x21 }, + { CCI_REG8(0x38be), 0x00 }, + { CCI_REG8(0x3791), 0x5a }, + { CCI_REG8(0x37bf), 0x0a }, + { CCI_REG8(0x3610), 0x87 }, + { CCI_REG8(0x3208), 0x18 }, + { CCI_REG8(0x3208), 0x09 }, + { CCI_REG8(0x3701), 0x1d }, + { CCI_REG8(0x37ab), 0x0e }, + { CCI_REG8(0x3790), 0x28 }, + { CCI_REG8(0x38be), 0x00 }, + { CCI_REG8(0x3791), 0x63 }, + { CCI_REG8(0x37bf), 0x0a }, + { CCI_REG8(0x3610), 0x87 }, + { CCI_REG8(0x3208), 0x19 }, +}; + +struct os05b10 { + struct device *dev; + struct regmap *cci; + struct v4l2_subdev sd; + struct media_pad pad; + struct clk *xclk; + struct i2c_client *client; + struct gpio_desc *reset_gpio; + struct regulator_bulk_data supplies[ARRAY_SIZE(os05b10_supply_name)]; + + /* V4L2 Controls */ + struct v4l2_ctrl_handler handler; + struct v4l2_ctrl *link_freq; + struct v4l2_ctrl *hblank; + struct v4l2_ctrl *vblank; + struct v4l2_ctrl *gain; + struct v4l2_ctrl *exposure; +}; + +struct os05b10_mode { + u32 width; + u32 height; + u32 vts; + u32 hts; + u32 exp; +}; + +static const struct os05b10_mode supported_modes_10bit[] =3D { + { + .width =3D 2592, + .height =3D 1944, + .vts =3D 2006, + .hts =3D 1744, + .exp =3D 1944, + }, +}; + +static const s64 link_frequencies[] =3D { + OS05B10_LINK_FREQ_600MHZ, +}; + +static const u32 os05b10_mbus_codes[] =3D { + MEDIA_BUS_FMT_SBGGR10_1X10, +}; + +static inline struct os05b10 *to_os05b10(struct v4l2_subdev *sd) +{ + return container_of_const(sd, struct os05b10, sd); +}; + +static int os05b10_set_ctrl(struct v4l2_ctrl *ctrl) +{ + struct os05b10 *os05b10 =3D container_of_const(ctrl->handler, + struct os05b10, handler); + struct v4l2_subdev_state *state; + struct v4l2_mbus_framefmt *fmt; + int vmax, ret; + + state =3D v4l2_subdev_get_locked_active_state(&os05b10->sd); + fmt =3D v4l2_subdev_state_get_format(state, 0); + + if (ctrl->id =3D=3D V4L2_CID_VBLANK) { + /* Honour the VBLANK limits when setting exposure. */ + s64 max =3D fmt->height + ctrl->val - OS05B10_EXPOSURE_MARGIN; + + ret =3D __v4l2_ctrl_modify_range(os05b10->exposure, + os05b10->exposure->minimum, max, + os05b10->exposure->step, + os05b10->exposure->default_value); + if (ret) + return ret; + } + + if (pm_runtime_get_if_in_use(os05b10->dev) =3D=3D 0) + return 0; + + switch (ctrl->id) { + case V4L2_CID_VBLANK: + vmax =3D fmt->height + ctrl->val; + ret =3D cci_write(os05b10->cci, OS05B10_REG_VTS, vmax, NULL); + break; + case V4L2_CID_ANALOGUE_GAIN: + ret =3D cci_write(os05b10->cci, OS05B10_REG_ANALOG_GAIN, + ctrl->val, NULL); + break; + case V4L2_CID_EXPOSURE: + ret =3D cci_write(os05b10->cci, OS05B10_REG_EXPOSURE, + ctrl->val, NULL); + break; + default: + ret =3D -EINVAL; + break; + } + + pm_runtime_put(os05b10->dev); + + return ret; +} + +static int os05b10_enum_mbus_code(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_mbus_code_enum *code) +{ + if (code->index >=3D ARRAY_SIZE(os05b10_mbus_codes)) + return -EINVAL; + + code->code =3D os05b10_mbus_codes[code->index]; + + return 0; +} + +static int os05b10_set_framing_limits(struct os05b10 *os05b10, + const struct os05b10_mode *mode) +{ + u32 hblank, vblank, vblank_max, max_exp; + int ret; + + hblank =3D mode->hts - mode->width; + ret =3D __v4l2_ctrl_modify_range(os05b10->hblank, hblank, hblank, 1, + hblank); + if (ret) + return ret; + + vblank =3D mode->vts - mode->height; + vblank_max =3D OS05B10_VTS_MAX - mode->height; + ret =3D __v4l2_ctrl_modify_range(os05b10->vblank, 0, vblank_max, 1, + vblank); + if (ret) + return ret; + + max_exp =3D mode->vts - OS05B10_EXPOSURE_MARGIN; + return __v4l2_ctrl_modify_range(os05b10->exposure, + OS05B10_EXPOSURE_MIN, max_exp, + OS05B10_EXPOSURE_STEP, mode->exp); +} + +static int os05b10_set_pad_format(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_format *fmt) +{ + const struct os05b10_mode *mode =3D &supported_modes_10bit[0]; + struct os05b10 *os05b10 =3D to_os05b10(sd); + struct v4l2_mbus_framefmt *format; + int ret; + + fmt->format.width =3D mode->width; + fmt->format.height =3D mode->height; + fmt->format.field =3D V4L2_FIELD_NONE; + fmt->format.colorspace =3D V4L2_COLORSPACE_RAW; + fmt->format.quantization =3D V4L2_QUANTIZATION_FULL_RANGE; + fmt->format.xfer_func =3D V4L2_XFER_FUNC_NONE; + + format =3D v4l2_subdev_state_get_format(sd_state, 0); + + if (fmt->which =3D=3D V4L2_SUBDEV_FORMAT_ACTIVE) { + ret =3D os05b10_set_framing_limits(os05b10, mode); + if (ret) + return ret; + } + + *format =3D fmt->format; + + return 0; +} + +static int os05b10_get_selection(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_selection *sel) +{ + switch (sel->target) { + case V4L2_SEL_TGT_NATIVE_SIZE: + case V4L2_SEL_TGT_CROP_BOUNDS: + sel->r =3D os05b10_native_area; + return 0; + case V4L2_SEL_TGT_CROP: + case V4L2_SEL_TGT_CROP_DEFAULT: + sel->r =3D os05b10_active_area; + return 0; + default: + return -EINVAL; + } +} + +static int os05b10_enum_frame_size(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_frame_size_enum *fse) +{ + if (fse->index >=3D ARRAY_SIZE(supported_modes_10bit)) + return -EINVAL; + + fse->min_width =3D supported_modes_10bit[fse->index].width; + fse->max_width =3D fse->min_width; + fse->min_height =3D supported_modes_10bit[fse->index].height; + fse->max_height =3D fse->min_height; + + return 0; +} + +static int os05b10_enable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + u32 pad, u64 streams_mask) +{ + struct os05b10 *os05b10 =3D to_os05b10(sd); + int ret; + + ret =3D pm_runtime_resume_and_get(os05b10->dev); + if (ret < 0) + return ret; + + /* Write common registers */ + ret =3D cci_multi_reg_write(os05b10->cci, os05b10_common_regs, + ARRAY_SIZE(os05b10_common_regs), NULL); + if (ret) { + dev_err(os05b10->dev, "failed to write common registers\n"); + goto err_rpm_put; + } + + /* Apply customized user controls */ + ret =3D __v4l2_ctrl_handler_setup(os05b10->sd.ctrl_handler); + if (ret) + goto err_rpm_put; + + /* Stream ON */ + ret =3D cci_write(os05b10->cci, OS05B10_REG_CTRL_MODE, + OS05B10_MODE_STREAMING, NULL); + if (ret) + goto err_rpm_put; + + return 0; + +err_rpm_put: + pm_runtime_put(os05b10->dev); + + return ret; +} + +static int os05b10_disable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + u32 pad, u64 streams_mask) +{ + struct os05b10 *os05b10 =3D to_os05b10(sd); + int ret; + + ret =3D cci_write(os05b10->cci, OS05B10_REG_CTRL_MODE, + OS05B10_MODE_STANDBY, NULL); + if (ret) + dev_err(os05b10->dev, "failed to set stream off\n"); + + pm_runtime_put(os05b10->dev); + + return ret; +} + +static int os05b10_init_state(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state) +{ + struct v4l2_mbus_framefmt *format; + const struct os05b10_mode *mode; + + /* Initialize try_fmt */ + format =3D v4l2_subdev_state_get_format(state, 0); + + mode =3D &supported_modes_10bit[0]; + format->code =3D MEDIA_BUS_FMT_SBGGR10_1X10; + + /* Update image pad formate */ + format->width =3D mode->width; + format->height =3D mode->height; + format->field =3D V4L2_FIELD_NONE; + format->colorspace =3D V4L2_COLORSPACE_RAW; + format->quantization =3D V4L2_QUANTIZATION_FULL_RANGE; + format->xfer_func =3D V4L2_XFER_FUNC_NONE; + + return 0; +} + +static const struct v4l2_subdev_video_ops os05b10_video_ops =3D { + .s_stream =3D v4l2_subdev_s_stream_helper, +}; + +static const struct v4l2_subdev_pad_ops os05b10_pad_ops =3D { + .enum_mbus_code =3D os05b10_enum_mbus_code, + .get_fmt =3D v4l2_subdev_get_fmt, + .set_fmt =3D os05b10_set_pad_format, + .get_selection =3D os05b10_get_selection, + .enum_frame_size =3D os05b10_enum_frame_size, + .enable_streams =3D os05b10_enable_streams, + .disable_streams =3D os05b10_disable_streams, +}; + +static const struct v4l2_subdev_internal_ops os05b10_internal_ops =3D { + .init_state =3D os05b10_init_state, +}; + +static const struct v4l2_subdev_ops os05b10_subdev_ops =3D { + .video =3D &os05b10_video_ops, + .pad =3D &os05b10_pad_ops, +}; + +static const struct v4l2_ctrl_ops os05b10_ctrl_ops =3D { + .s_ctrl =3D os05b10_set_ctrl, +}; + +static int os05b10_identify_module(struct os05b10 *os05b10) +{ + int ret; + u64 val; + + ret =3D cci_read(os05b10->cci, OS05B10_REG_CHIP_ID, &val, NULL); + if (ret) + return dev_err_probe(os05b10->dev, ret, + "failed to read chip id %x\n", + OS05B10_CHIP_ID); + + if (val !=3D OS05B10_CHIP_ID) + return dev_err_probe(os05b10->dev, -ENODEV, + "chip id mismatch: %x!=3D%llx\n", + OS05B10_CHIP_ID, val); + + return 0; +} + +static int os05b10_power_on(struct device *dev) +{ + struct v4l2_subdev *sd =3D dev_get_drvdata(dev); + struct os05b10 *os05b10 =3D to_os05b10(sd); + unsigned long delay_us; + int ret; + + /* Enable power rails */ + ret =3D regulator_bulk_enable(ARRAY_SIZE(os05b10_supply_name), + os05b10->supplies); + if (ret) { + dev_err(os05b10->dev, "failed to enable regulators\n"); + return ret; + } + + /* Enable xclk */ + ret =3D clk_prepare_enable(os05b10->xclk); + if (ret) { + dev_err(os05b10->dev, "failed to enable clock\n"); + goto err_regulator_off; + } + + gpiod_set_value_cansleep(os05b10->reset_gpio, 0); + + /* Delay T1 */ + fsleep(5 * USEC_PER_MSEC); + + /* Delay T2 (8192 cycles before SCCB/I2C access) */ + delay_us =3D DIV_ROUND_UP(8192, OS05B10_XCLK_FREQ / 1000 / 1000); + usleep_range(delay_us, delay_us * 2); + + return 0; + +err_regulator_off: + regulator_bulk_disable(ARRAY_SIZE(os05b10_supply_name), + os05b10->supplies); + + return ret; +} + +static int os05b10_power_off(struct device *dev) +{ + struct v4l2_subdev *sd =3D dev_get_drvdata(dev); + struct os05b10 *os05b10 =3D to_os05b10(sd); + + gpiod_set_value_cansleep(os05b10->reset_gpio, 1); + + regulator_bulk_disable(ARRAY_SIZE(os05b10_supply_name), + os05b10->supplies); + clk_disable_unprepare(os05b10->xclk); + + return 0; +} + +static int os05b10_parse_endpoint(struct os05b10 *os05b10) +{ + struct v4l2_fwnode_endpoint bus_cfg =3D { + .bus_type =3D V4L2_MBUS_CSI2_DPHY + }; + unsigned long link_freq_bitmap; + struct fwnode_handle *ep; + int ret; + + ep =3D fwnode_graph_get_endpoint_by_id(dev_fwnode(os05b10->dev), 0, 0, 0); + if (!ep) { + dev_err(os05b10->dev, "Failed to get next endpoint\n"); + return -EINVAL; + } + + ret =3D v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg); + fwnode_handle_put(ep); + if (ret) + return ret; + + if (bus_cfg.bus.mipi_csi2.num_data_lanes !=3D 4) { + ret =3D dev_err_probe(os05b10->dev, -EINVAL, + "only 4 data lanes are supported\n"); + goto error_out; + } + + ret =3D v4l2_link_freq_to_bitmap(os05b10->dev, bus_cfg.link_frequencies, + bus_cfg.nr_of_link_frequencies, + link_frequencies, + ARRAY_SIZE(link_frequencies), + &link_freq_bitmap); + + if (ret) + dev_err(os05b10->dev, "only 600MHz frequency is available\n"); + +error_out: + v4l2_fwnode_endpoint_free(&bus_cfg); + + return ret; +} + +static int os05b10_init_controls(struct os05b10 *os05b10) +{ + const struct os05b10_mode *mode =3D &supported_modes_10bit[0]; + struct v4l2_fwnode_device_properties props; + struct v4l2_ctrl_handler *ctrl_hdlr; + u64 hblank_def, vblank_def, exp_max; + int ret; + + ctrl_hdlr =3D &os05b10->handler; + v4l2_ctrl_handler_init(ctrl_hdlr, 8); + + v4l2_ctrl_new_std(ctrl_hdlr, &os05b10_ctrl_ops, V4L2_CID_PIXEL_RATE, + OS05B10_PIXEL_RATE, OS05B10_PIXEL_RATE, 1, + OS05B10_PIXEL_RATE); + + os05b10->link_freq =3D v4l2_ctrl_new_int_menu(ctrl_hdlr, &os05b10_ctrl_op= s, + V4L2_CID_LINK_FREQ, + ARRAY_SIZE(link_frequencies) - 1, + 0, link_frequencies); + + if (os05b10->link_freq) + os05b10->link_freq->flags |=3D V4L2_CTRL_FLAG_READ_ONLY; + + hblank_def =3D mode->hts - mode->width; + os05b10->hblank =3D v4l2_ctrl_new_std(ctrl_hdlr, NULL, V4L2_CID_HBLANK, + hblank_def, hblank_def, + 1, hblank_def); + if (os05b10->hblank) + os05b10->hblank->flags |=3D V4L2_CTRL_FLAG_READ_ONLY; + + vblank_def =3D mode->vts - mode->height; + os05b10->vblank =3D v4l2_ctrl_new_std(ctrl_hdlr, &os05b10_ctrl_ops, + V4L2_CID_VBLANK, vblank_def, + OS05B10_VTS_MAX - mode->height, + 1, vblank_def); + + exp_max =3D mode->vts - OS05B10_EXPOSURE_MARGIN; + os05b10->exposure =3D v4l2_ctrl_new_std(ctrl_hdlr, &os05b10_ctrl_ops, + V4L2_CID_EXPOSURE, + OS05B10_EXPOSURE_MIN, + exp_max, OS05B10_EXPOSURE_STEP, + mode->exp); + + os05b10->gain =3D v4l2_ctrl_new_std(ctrl_hdlr, &os05b10_ctrl_ops, + V4L2_CID_ANALOGUE_GAIN, + OS05B10_ANALOG_GAIN_MIN, + OS05B10_ANALOG_GAIN_MAX, + OS05B10_ANALOG_GAIN_STEP, + OS05B10_ANALOG_GAIN_DEFAULT); + + if (ctrl_hdlr->error) { + ret =3D ctrl_hdlr->error; + dev_err(os05b10->dev, "control init failed (%d)\n", ret); + goto error; + } + + ret =3D v4l2_fwnode_device_parse(os05b10->dev, &props); + if (ret) + goto error; + + ret =3D v4l2_ctrl_new_fwnode_properties(ctrl_hdlr, &os05b10_ctrl_ops, + &props); + if (ret) + goto error; + + os05b10->sd.ctrl_handler =3D ctrl_hdlr; + + return 0; + +error: + v4l2_ctrl_handler_free(ctrl_hdlr); + + return ret; +} + +static int os05b10_probe(struct i2c_client *client) +{ + struct os05b10 *os05b10; + unsigned int xclk_freq; + unsigned int i; + int ret; + + os05b10 =3D devm_kzalloc(&client->dev, sizeof(*os05b10), GFP_KERNEL); + if (!os05b10) + return -ENOMEM; + + os05b10->client =3D client; + os05b10->dev =3D &client->dev; + + v4l2_i2c_subdev_init(&os05b10->sd, client, &os05b10_subdev_ops); + + os05b10->cci =3D devm_cci_regmap_init_i2c(client, 16); + if (IS_ERR(os05b10->cci)) + return dev_err_probe(os05b10->dev, PTR_ERR(os05b10->cci), + "failed to initialize CCI\n"); + + os05b10->xclk =3D devm_v4l2_sensor_clk_get(os05b10->dev, NULL); + if (IS_ERR(os05b10->xclk)) + return dev_err_probe(os05b10->dev, PTR_ERR(os05b10->xclk), + "failed to get xclk\n"); + + xclk_freq =3D clk_get_rate(os05b10->xclk); + if (xclk_freq !=3D OS05B10_XCLK_FREQ) + return dev_err_probe(os05b10->dev, -EINVAL, + "xclk frequency not supported: %d Hz\n", + xclk_freq); + + for (i =3D 0; i < ARRAY_SIZE(os05b10_supply_name); i++) + os05b10->supplies[i].supply =3D os05b10_supply_name[i]; + + ret =3D devm_regulator_bulk_get(os05b10->dev, + ARRAY_SIZE(os05b10_supply_name), + os05b10->supplies); + if (ret) + return dev_err_probe(os05b10->dev, ret, + "failed to get regulators\n"); + + ret =3D os05b10_parse_endpoint(os05b10); + if (ret) + return dev_err_probe(os05b10->dev, ret, + "failed to parse endpoint configuration\n"); + + os05b10->reset_gpio =3D devm_gpiod_get_optional(&client->dev, "reset", + GPIOD_OUT_HIGH); + if (IS_ERR(os05b10->reset_gpio)) + return dev_err_probe(os05b10->dev, PTR_ERR(os05b10->reset_gpio), + "failed to get reset GPIO\n"); + + ret =3D os05b10_power_on(os05b10->dev); + if (ret) + return ret; + + ret =3D os05b10_identify_module(os05b10); + if (ret) + goto error_power_off; + + /* This needs the pm runtime to be registered. */ + ret =3D os05b10_init_controls(os05b10); + if (ret) + goto error_power_off; + + /* Initialize subdev */ + os05b10->sd.flags |=3D V4L2_SUBDEV_FL_HAS_DEVNODE; + os05b10->sd.entity.function =3D MEDIA_ENT_F_CAM_SENSOR; + os05b10->sd.internal_ops =3D &os05b10_internal_ops; + os05b10->pad.flags =3D MEDIA_PAD_FL_SOURCE; + + ret =3D media_entity_pads_init(&os05b10->sd.entity, 1, &os05b10->pad); + if (ret) { + dev_err_probe(os05b10->dev, ret, + "failed to init entity pads\n"); + goto error_handler_free; + } + + os05b10->sd.state_lock =3D os05b10->handler.lock; + ret =3D v4l2_subdev_init_finalize(&os05b10->sd); + if (ret < 0) { + dev_err_probe(os05b10->dev, ret, "subdev init error\n"); + goto error_media_entity; + } + + pm_runtime_set_active(os05b10->dev); + pm_runtime_enable(os05b10->dev); + + ret =3D v4l2_async_register_subdev_sensor(&os05b10->sd); + if (ret < 0) { + dev_err_probe(os05b10->dev, ret, + "failed to register os05b10 sub-device\n"); + goto error_subdev_cleanup; + } + + pm_runtime_idle(os05b10->dev); + + return 0; + +error_subdev_cleanup: + v4l2_subdev_cleanup(&os05b10->sd); + pm_runtime_disable(os05b10->dev); + pm_runtime_set_suspended(os05b10->dev); + +error_media_entity: + media_entity_cleanup(&os05b10->sd.entity); + +error_handler_free: + v4l2_ctrl_handler_free(os05b10->sd.ctrl_handler); + +error_power_off: + os05b10_power_off(os05b10->dev); + + return ret; +} + +static void os05b10_remove(struct i2c_client *client) +{ + struct v4l2_subdev *sd =3D i2c_get_clientdata(client); + struct os05b10 *os05b10 =3D to_os05b10(sd); + + v4l2_async_unregister_subdev(sd); + v4l2_subdev_cleanup(&os05b10->sd); + media_entity_cleanup(&sd->entity); + v4l2_ctrl_handler_free(os05b10->sd.ctrl_handler); + + pm_runtime_disable(&client->dev); + if (!pm_runtime_status_suspended(&client->dev)) { + os05b10_power_off(&client->dev); + pm_runtime_set_suspended(&client->dev); + } +} + +static DEFINE_RUNTIME_DEV_PM_OPS(os05b10_pm_ops, os05b10_power_off, + os05b10_power_on, NULL); + +static const struct of_device_id os05b10_id[] =3D { + { .compatible =3D "ovti,os05b10" }, + { /* sentinel */ } +}; + +MODULE_DEVICE_TABLE(of, os05b10_id); + +static struct i2c_driver os05b10_driver =3D { + .driver =3D { + .name =3D "os05b10", + .pm =3D pm_ptr(&os05b10_pm_ops), + .of_match_table =3D os05b10_id, + }, + .probe =3D os05b10_probe, + .remove =3D os05b10_remove, +}; + +module_i2c_driver(os05b10_driver); + +MODULE_DESCRIPTION("OS05B10 Camera Sensor Driver"); +MODULE_AUTHOR("Himanshu Bhavani "); +MODULE_AUTHOR("Elgin Perumbilly "); +MODULE_LICENSE("GPL"); -- 2.34.1