From nobody Sat Feb 7 08:07:12 2026 Received: from mail-pf1-f170.google.com (mail-pf1-f170.google.com [209.85.210.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9CD59281520 for ; Thu, 1 Jan 2026 09:03:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767258195; cv=none; b=F4Kr4SAfDUesbhRHV4zodvT4W7jPEhJdjO8WsJFSAPbYJ2rtZjyC5eRm3C00ddYD1Kz5thZOmk83ZvXT33Oj5xMlBqfI+H/m1iVsRBUFVKL73kNIN9XHot8H9nQkf5Oy4GeyNTkuj7mQVljey+92fvpIyMPxLEYyCnVt7u+CmPY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767258195; c=relaxed/simple; bh=VqOfkvnWdJPxGjxunpwfooH+qoS3ri5kRaFGmFxBEXc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gePFhpk2Zjk5G1Sq8Tyr0MSelTOV+Pg7MtvoRO777Wl/ii3KDDzL1AaY/TStS67cRgs9qW9Iaik7+Kx/1bsR6cA2UjAaweLundi0ciMy2JFDWTpx7D6j2htuKaDknLYgBhr4gU6pgdUT59gSk5r3jHEqbMjI73P7GdCE7jOKqsc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=TUqlx2nV; arc=none smtp.client-ip=209.85.210.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="TUqlx2nV" Received: by mail-pf1-f170.google.com with SMTP id d2e1a72fcca58-7aab061e7cbso15255775b3a.1 for ; Thu, 01 Jan 2026 01:03:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767258193; x=1767862993; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ITNKwr0Fq2DWp5/ZJzKCNPbz5fBf8B/FxwtcPPeYXx4=; b=TUqlx2nV7yQnFmuo8+DlNvIg7izTCHL7dG/IGoopCYW6iqtNEelsgiMzfqSUzF9/W8 xWOR5NcRxe2Z79vELFnaGdqDPGlt95be+D5wxM8eWnsKwxjiAf0sSAPc6Km5Gtsh98Zp NKAdtZgBe/c45uZPXvxOJ1sMKa43GArjiElDqQR/C71SkKAtx7xgUCPkqsmbgf409FR7 FFbtsEQL6ezRCi+vEfX68Uyb8lPyrLrgf/0p2e5xaHmxZRvbncuc2KxiM88X4w9s67/p zxSEuEYICfreS6xmzaBhV0o4rcr3GulsstP9AoUUYA7msuDgpdd0+SzT/HlbCqzs2EnX iBGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767258193; x=1767862993; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ITNKwr0Fq2DWp5/ZJzKCNPbz5fBf8B/FxwtcPPeYXx4=; b=o+h/2qeDrisrB2AQekFonmYtXcptL58Th95UGoN/y2M90g3cPirVzBn1yB/1IdGIzD azHM4Y+zb8vuYXDvCr34q3jsmfIylihCyapfBm8sXRIK4FpSoxocYpMnRb/mnF2Z7Rmq w6COaBQQn/Tqa7O/+Mpk0W0T9zDhCiCT5mNOGIXuiNEfe5s3dDwFNCp90+hYuoB+YUrg nYOGu6tQVFNphtAJ20YOBQLFeaE67twTkaIe2vlQaksfnWXbPIKBXaCwZG2Gg0gdb6Yz tqUiVAPxt7uQYN+T9pGEArm0gVANS5MN+/X/Vk7mCLTjsiCaHcKTzUyVOfBtv6Lw92Zb 3Ylw== X-Forwarded-Encrypted: i=1; AJvYcCVMrmPhBkNlahG5qN94FJYO61widunvw58X4G44VUstatps60Gp7GO1sUcvwQA397X52+dKv9fE8HKaapI=@vger.kernel.org X-Gm-Message-State: AOJu0Yyq6SmIRxx71lZhw75G+AzC5dSO6AHLfv9cwHsbePeDrdcFRjmb GfkOJPD/bL76c0tvE7E7A9fQI11ODUvJDPYfO5UuuHlCRAbUa24SRZKN X-Gm-Gg: AY/fxX4++9yg8rBO4Kjz5eHqWyvuwpY8bMX0lcU3kIMrPV2qzRvfYlqgSZtWp2aRtMB SywNIIzlU/3Aqe9PifG9TKyTJqEBHCeFFm6WBQNI99VQBlSkWOhy1DA2eLS+YxSuMLGssMaFyix 2wBomKDA3QV+lzXs1ly+QXQjyKSq+Ilji0RrfHt1WAQgfiMtDo77L7oqz0Rqcwm24WN329Y1X2c LvKckyvHoO+0JXkEJQkCyT/bWd//ZkBl2uQ72jWOSuHGNt1YoH0TJKyHDEb8GvmH8YFrLkgaqqC bNj9KQ7qMKiF/vSnpwbihe08ziFKe9m9Hxm5wuDzDd86WPsvvow0CJgrb72KbvTbN/SFeiCw0N1 Upf79MaGCxohDZ2SqvTjJPKCfQOZIQRo5BKGv73H8iP8/XFHwbbR+ByUURndewHW9Mv0TISVdyx ARbj3kgd48k86s X-Google-Smtp-Source: AGHT+IEXo5bjJtM4dwbNvi9eszTEYzcviVlu2NYbyl24UJiZza/WU6l4rpN5oj9UEuoo71gknV5TOA== X-Received: by 2002:a05:6a00:1c90:b0:7e8:4433:8fa5 with SMTP id d2e1a72fcca58-7ff6607e860mr31857656b3a.45.1767258191947; Thu, 01 Jan 2026 01:03:11 -0800 (PST) Received: from [127.0.1.1] ([59.188.211.98]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-7ff7dfac29bsm37182957b3a.39.2026.01.01.01.03.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 01 Jan 2026 01:03:11 -0800 (PST) From: Nick Chan Date: Thu, 01 Jan 2026 17:01:47 +0800 Subject: [PATCH v10 11/21] drivers/perf: apple_m1: Add Apple A10/A10X/T2 Support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260101-apple-cpmu-v10-11-48812c529ffc@gmail.com> References: <20260101-apple-cpmu-v10-0-48812c529ffc@gmail.com> In-Reply-To: <20260101-apple-cpmu-v10-0-48812c529ffc@gmail.com> To: Will Deacon , Mark Rutland , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Janne Grunau , Neal Gompa , Sven Peter Cc: Marc Zyngier , linux-arm-kernel@lists.infradead.org, linux-perf-users@vger.kernel.org, devicetree@vger.kernel.org, asahi@lists.linux.dev, linux-kernel@vger.kernel.org, Nick Chan , Ivaylo Ivanov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=7694; i=towinchenmi@gmail.com; h=from:subject:message-id; bh=VqOfkvnWdJPxGjxunpwfooH+qoS3ri5kRaFGmFxBEXc=; b=owEBbQKS/ZANAwAKAQHKCLemxQgkAcsmYgBpVjgn7dpsngZUXweiTksre4ZTUENne6DyWPmKR kifN1NAQayJAjMEAAEKAB0WIQRLUnh4XJes95w8aIMBygi3psUIJAUCaVY4JwAKCRABygi3psUI JHpMD/45W1XGzOKaW38GMBTSQEkIs89LfMdknFVnxx9Dv5kmE1mqaGCbJi5rJeX3hqtoySo45zR UsCWEXDAZ+EKwDHgiaIDTGPdJZV/wZXTEi8wqM+jODiTpQ0ejlaymV27xWQwwga0uG4FCn6vxjr BMESpF0ELOp9Dc+z8jiEnikCV85LKGb/NSjbuA7+ZCpBj6+SXcmqVST9Ejhr2sCCTEoBS+0nwmf ZeSeSybqxbns2CAJlo8qKU3XwfqFr4iRHzSZX55MDJyreMra7ntFVaWI4bq9Ud+ZoHFeQJnFe7G qXi5R3Fb4xQb/9s3AkzvtU4++0qfJOc24uRjNp+aUwRaYcLREKmT9ehcsiIWUUAr3yCZmZEMjqA /zPSCGhn6HKs/jV8GpNCdTDkL31JWPtf8mjaY8PaFa/nEv+BjiG8JaHFs4cD1jvzGwQ0ZIDRNyI gkcMjEMS7sg4hcWW2KnhOUCw+ffC97JRJ9PrRqIBpO/Xu4tu/FCZq+ZCxvKZ/iGmRhBQtd/Ardt 1dEkIcwLi8HWsbXZKlG1ZDS31JJW+Grv8bsFwX6ieZcw38xw8SdXjh8jiYeiIOXwM2ChNAx7C6F Dzw+c8B3x0mRDmKw0qHZQXaNgrowK+8RvRrfINiMVUxza/CQ7eyC6HCTZU40Urgs2Xeq/RFJCcV yAot+ezEi6IM8gg== X-Developer-Key: i=towinchenmi@gmail.com; a=openpgp; fpr=4B5278785C97ACF79C3C688301CA08B7A6C50824 Add support for the CPU PMU found in the Apple A10, A10X, T2 SoCs. Tested-by: Ivaylo Ivanov Signed-off-by: Nick Chan --- drivers/perf/apple_m1_cpu_pmu.c | 132 ++++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 132 insertions(+) diff --git a/drivers/perf/apple_m1_cpu_pmu.c b/drivers/perf/apple_m1_cpu_pm= u.c index fbf13e1ab5c0b61f60a1bcf1e66cb179ae7dc809..c7f58f53a5aab5cf421c5bda82e= 57acac9b92a81 100644 --- a/drivers/perf/apple_m1_cpu_pmu.c +++ b/drivers/perf/apple_m1_cpu_pmu.c @@ -396,6 +396,119 @@ static const u16 a9_pmu_event_affinity[A9_PMU_PERFCTR= _LAST + 1] =3D { [A9_PMU_PERFCTR_UNKNOWN_f7] =3D ONLY_3_5_7, }; =20 +enum a10_pmu_events { + A10_PMU_PERFCTR_RETIRE_UOP =3D 0x1, + A10_PMU_PERFCTR_CORE_ACTIVE_CYCLE =3D 0x2, + A10_PMU_PERFCTR_L2_TLB_MISS_INSTRUCTION =3D 0xa, + A10_PMU_PERFCTR_L2_TLB_MISS_DATA =3D 0xb, + A10_PMU_PERFCTR_L2C_AGENT_LD =3D 0x1a, + A10_PMU_PERFCTR_L2C_AGENT_LD_MISS =3D 0x1b, + A10_PMU_PERFCTR_L2C_AGENT_ST =3D 0x1c, + A10_PMU_PERFCTR_L2C_AGENT_ST_MISS =3D 0x1d, + A10_PMU_PERFCTR_SCHEDULE_UOP =3D 0x52, + A10_PMU_PERFCTR_MAP_REWIND =3D 0x75, + A10_PMU_PERFCTR_MAP_STALL =3D 0x76, + A10_PMU_PERFCTR_MAP_INT_UOP =3D 0x7c, + A10_PMU_PERFCTR_MAP_LDST_UOP =3D 0x7d, + A10_PMU_PERFCTR_MAP_SIMD_UOP =3D 0x7e, + A10_PMU_PERFCTR_FLUSH_RESTART_OTHER_NONSPEC =3D 0x84, + A10_PMU_PERFCTR_INST_A32 =3D 0x8a, + A10_PMU_PERFCTR_INST_T32 =3D 0x8b, + A10_PMU_PERFCTR_INST_ALL =3D 0x8c, + A10_PMU_PERFCTR_INST_BRANCH =3D 0x8d, + A10_PMU_PERFCTR_INST_BRANCH_CALL =3D 0x8e, + A10_PMU_PERFCTR_INST_BRANCH_RET =3D 0x8f, + A10_PMU_PERFCTR_INST_BRANCH_TAKEN =3D 0x90, + A10_PMU_PERFCTR_INST_BRANCH_INDIR =3D 0x93, + A10_PMU_PERFCTR_INST_BRANCH_COND =3D 0x94, + A10_PMU_PERFCTR_INST_INT_LD =3D 0x95, + A10_PMU_PERFCTR_INST_INT_ST =3D 0x96, + A10_PMU_PERFCTR_INST_INT_ALU =3D 0x97, + A10_PMU_PERFCTR_INST_SIMD_LD =3D 0x98, + A10_PMU_PERFCTR_INST_SIMD_ST =3D 0x99, + A10_PMU_PERFCTR_INST_SIMD_ALU =3D 0x9a, + A10_PMU_PERFCTR_INST_LDST =3D 0x9b, + A10_PMU_PERFCTR_INST_BARRIER =3D 0x9c, + A10_PMU_PERFCTR_UNKNOWN_9f =3D 0x9f, + A10_PMU_PERFCTR_L1D_TLB_ACCESS =3D 0xa0, + A10_PMU_PERFCTR_L1D_TLB_MISS =3D 0xa1, + A10_PMU_PERFCTR_L1D_CACHE_MISS_ST =3D 0xa2, + A10_PMU_PERFCTR_L1D_CACHE_MISS_LD =3D 0xa3, + A10_PMU_PERFCTR_LD_UNIT_UOP =3D 0xa6, + A10_PMU_PERFCTR_ST_UNIT_UOP =3D 0xa7, + A10_PMU_PERFCTR_L1D_CACHE_WRITEBACK =3D 0xa8, + A10_PMU_PERFCTR_LDST_X64_UOP =3D 0xb1, + A10_PMU_PERFCTR_ATOMIC_OR_EXCLUSIVE_SUCC =3D 0xb3, + A10_PMU_PERFCTR_ATOMIC_OR_EXCLUSIVE_FAIL =3D 0xb4, + A10_PMU_PERFCTR_L1D_CACHE_MISS_LD_NONSPEC =3D 0xbf, + A10_PMU_PERFCTR_L1D_CACHE_MISS_ST_NONSPEC =3D 0xc0, + A10_PMU_PERFCTR_L1D_TLB_MISS_NONSPEC =3D 0xc1, + A10_PMU_PERFCTR_ST_MEMORY_ORDER_VIOLATION_NONSPEC =3D 0xc4, + A10_PMU_PERFCTR_BRANCH_COND_MISPRED_NONSPEC =3D 0xc5, + A10_PMU_PERFCTR_BRANCH_INDIR_MISPRED_NONSPEC =3D 0xc6, + A10_PMU_PERFCTR_BRANCH_RET_INDIR_MISPRED_NONSPEC =3D 0xc8, + A10_PMU_PERFCTR_BRANCH_CALL_INDIR_MISPRED_NONSPEC =3D 0xca, + A10_PMU_PERFCTR_BRANCH_MISPRED_NONSPEC =3D 0xcb, + A10_PMU_PERFCTR_FED_IC_MISS_DEMAND =3D 0xd3, + A10_PMU_PERFCTR_L1I_TLB_MISS_DEMAND =3D 0xd4, + A10_PMU_PERFCTR_MAP_DISPATCH_BUBBLE =3D 0xd6, + A10_PMU_PERFCTR_L1I_CACHE_MISS_DEMAND =3D 0xdb, + A10_PMU_PERFCTR_FETCH_RESTART =3D 0xde, + A10_PMU_PERFCTR_ST_NT_UOP =3D 0xe5, + A10_PMU_PERFCTR_LD_NT_UOP =3D 0xe6, + A10_PMU_PERFCTR_UNKNOWN_f5 =3D 0xf5, + A10_PMU_PERFCTR_UNKNOWN_f6 =3D 0xf6, + A10_PMU_PERFCTR_UNKNOWN_f7 =3D 0xf7, + A10_PMU_PERFCTR_UNKNOWN_f8 =3D 0xf8, + A10_PMU_PERFCTR_UNKNOWN_fd =3D 0xfd, + A10_PMU_PERFCTR_LAST =3D M1_PMU_CFG_EVENT, + + /* + * From this point onwards, these are not actual HW events, + * but attributes that get stored in hw->config_base. + */ + A10_PMU_CFG_COUNT_USER =3D BIT(8), + A10_PMU_CFG_COUNT_KERNEL =3D BIT(9), +}; + +static const u16 a10_pmu_event_affinity[A10_PMU_PERFCTR_LAST + 1] =3D { + [0 ... A10_PMU_PERFCTR_LAST] =3D ANY_BUT_0_1, + [A10_PMU_PERFCTR_RETIRE_UOP] =3D BIT(7), + [A10_PMU_PERFCTR_CORE_ACTIVE_CYCLE] =3D ANY_BUT_0_1 | BIT(0), + [A10_PMU_PERFCTR_INST_A32] =3D BIT(7), + [A10_PMU_PERFCTR_INST_T32] =3D BIT(7), + [A10_PMU_PERFCTR_INST_ALL] =3D BIT(7) | BIT(1), + [A10_PMU_PERFCTR_INST_BRANCH] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_BRANCH_CALL] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_BRANCH_RET] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_BRANCH_TAKEN] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_BRANCH_INDIR] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_BRANCH_COND] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_INT_LD] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_INT_ST] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_INT_ALU] =3D BIT(7), + [A10_PMU_PERFCTR_INST_SIMD_LD] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_SIMD_ST] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_SIMD_ALU] =3D BIT(7), + [A10_PMU_PERFCTR_INST_LDST] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_INST_BARRIER] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_UNKNOWN_9f] =3D BIT(7), + [A10_PMU_PERFCTR_L1D_CACHE_MISS_LD_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_L1D_CACHE_MISS_ST_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_L1D_TLB_MISS_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_ST_MEMORY_ORDER_VIOLATION_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_BRANCH_COND_MISPRED_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_BRANCH_INDIR_MISPRED_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_BRANCH_RET_INDIR_MISPRED_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_BRANCH_CALL_INDIR_MISPRED_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_BRANCH_MISPRED_NONSPEC] =3D ONLY_5_6_7, + [A10_PMU_PERFCTR_UNKNOWN_f5] =3D ONLY_2_4_6, + [A10_PMU_PERFCTR_UNKNOWN_f6] =3D ONLY_2_4_6, + [A10_PMU_PERFCTR_UNKNOWN_f7] =3D ONLY_2_4_6, + [A10_PMU_PERFCTR_UNKNOWN_f8] =3D ONLY_2_TO_7, + [A10_PMU_PERFCTR_UNKNOWN_fd] =3D ONLY_2_4_6, +}; + enum m1_pmu_events { M1_PMU_PERFCTR_RETIRE_UOP =3D 0x1, M1_PMU_PERFCTR_CORE_ACTIVE_CYCLE =3D 0x2, @@ -913,6 +1026,13 @@ static int a9_pmu_get_event_idx(struct pmu_hw_events = *cpuc, A7_PMU_NR_COUNTERS); } =20 +static int a10_pmu_get_event_idx(struct pmu_hw_events *cpuc, + struct perf_event *event) +{ + return apple_pmu_get_event_idx(cpuc, event, a10_pmu_event_affinity, + M1_PMU_NR_COUNTERS); +} + static int m1_pmu_get_event_idx(struct pmu_hw_events *cpuc, struct perf_event *event) { @@ -1114,6 +1234,17 @@ static int a9_pmu_twister_init(struct arm_pmu *cpu_p= mu) return apple_pmu_init(cpu_pmu, A7_PMU_NR_COUNTERS); } =20 +static int a10_pmu_fusion_init(struct arm_pmu *cpu_pmu) +{ + cpu_pmu->name =3D "apple_fusion_pmu"; + cpu_pmu->get_event_idx =3D a10_pmu_get_event_idx; + cpu_pmu->map_event =3D m1_pmu_map_event; + cpu_pmu->reset =3D m1_pmu_reset; + cpu_pmu->start =3D a7_pmu_start; + cpu_pmu->attr_groups[ARMPMU_ATTR_GROUP_EVENTS] =3D &m1_pmu_events_attr_gr= oup; + return apple_pmu_init(cpu_pmu, M1_PMU_NR_COUNTERS); +} + static int m1_pmu_ice_init(struct arm_pmu *cpu_pmu) { cpu_pmu->name =3D "apple_icestorm_pmu"; @@ -1163,6 +1294,7 @@ static const struct of_device_id m1_pmu_of_device_ids= [] =3D { { .compatible =3D "apple,blizzard-pmu", .data =3D m2_pmu_blizzard_init, }, { .compatible =3D "apple,icestorm-pmu", .data =3D m1_pmu_ice_init, }, { .compatible =3D "apple,firestorm-pmu", .data =3D m1_pmu_fire_init, }, + { .compatible =3D "apple,fusion-pmu", .data =3D a10_pmu_fusion_init, }, { .compatible =3D "apple,twister-pmu", .data =3D a9_pmu_twister_init, }, { .compatible =3D "apple,typhoon-pmu", .data =3D a8_pmu_typhoon_init, }, { .compatible =3D "apple,cyclone-pmu", .data =3D a7_pmu_cyclone_init, }, --=20 2.52.0