From nobody Sun Feb 8 21:06:05 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27A69221282 for ; Tue, 30 Dec 2025 13:23:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767101029; cv=none; b=jIXzI82Fd97nb9AgQ+WsQJ4x9LPBBxN5U12ljEI3r9U9A/Jimz3q0YSDMBbFds2BqtNVkeLbl7A0XIGi4w+z0K01CP5SdqxYCw/TuIbj1yA1h3+y9r6eNDcLABzm5YsnfZhD7cC0SjT8DuD++Eg5RSbtIFyAU78aXm4Jt4UMRM0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767101029; c=relaxed/simple; bh=UQ5DWsXFkrEb/TWPrQyCX2bixd/4Ob5s+086Cxhqs8I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=HlW9hHRMAL7RrcbQxa+elWarw+hkVQvtYLvDMWwEr2x4xn09T285acelvdKZPUu+p6RF4kNBPvuV4aqkGUx83obKo7LeCVi+arP/LBD84yGtfFtuUobX6i6LFh1ZHlSE82eF+8quOS615+GoXNMRwAs14obnlA8smuoE8V65WAo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bUaF9zax; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bUaF9zax" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-47755de027eso58916845e9.0 for ; Tue, 30 Dec 2025 05:23:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767101025; x=1767705825; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=bzWnrkrlR5q++h42uLlncPmWAMWNl0rJ9nbD7WUwTfQ=; b=bUaF9zaxVuPCLQILUH5e6H0Hd2Pavpr3FNnxOyqOH9Hh9uqbz/YTNcg+RS+nPVoklH F3YIc63Ezs7B/na1yuJHVBXjyYgxT8z5H4VgQ6/f261XUrBkLJH73Scci6lgAkq00lVs pVGmBurnQ6wHXuGQNOIOj4ABalybe1nPzfhkC5KJoDUJgPBjdH5q+36r3SNDZqlOVOIh zK/veZ+gGaq2INGd+heAruudkvRKZwbxbc7V9hs3C9inxJ+JbLiDIHfDR2MUn81fz91R BAYD9fbLLQ+9EU1ysqAQLevxMqJoV0jXzpaWZ7edlm6hpWjip9xAMmfWboWxCbh7002f 1jiQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767101025; x=1767705825; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=bzWnrkrlR5q++h42uLlncPmWAMWNl0rJ9nbD7WUwTfQ=; b=q2BLKkjrOPv9ruv70VQuZ7XoQPtDjOTIg62j3gc7FFh6QdaIG20qkfKByiaF3rHTKh rZHUO5bzoJfHgt52PEE8OE2OB6ntsdIHSUL6DOJdx21WgQa0kvZ3hdT4gWjDyQBNdZxY qS40zDbrguOSwrd4SOwdqwX9rRoGO2Ter5vqHUKT89xNYWpL7iqScy/vDUVWDY/eyGEl +HjHP/q5Mzfxw6fsidLxEteHeCFN6R+sAuTHJ+qX8EGuBXuPovn1EqXQX4ZQeFqnQlmH JlwXrbhu6+uF++AFOa1pJ3ARQktsU7St/tBP0G6v7CTIH0WIDApEEVPUVW+hamOfI2Mo 3Fww== X-Forwarded-Encrypted: i=1; AJvYcCXgYZKZB5pyXc2jROGtxYpwhOj1/0DDuQd7+s+DDkYkP0Vse622hnJ7K34Dav7LJOztR2WL6kWYkORsAGU=@vger.kernel.org X-Gm-Message-State: AOJu0YylKKwXXgNEmcl3pEJHgU3On3HBFGbNNgOk7nwU4Hh11w5VFpk/ n/BO+cNmbEMQ/doolEAYUTaY3vBRbSeJYaI1ok5n3ABn5VPm3Rr/k9i7 X-Gm-Gg: AY/fxX6yAPEij8OMmwbNiL6baIbuTKmhjhaKDqGmtswUuPJ4B8lwniB5YHcB5r9Bt2U NYq2ss6rLQH3lTSsd+96P4C4TKsOXFC55OrXZcxS97EPGB8pXbcBFK92mCAo13MFP3TSok4S40e b0vfX/ZhwdtcRfbpINBr5aYfufk+PBoEeW1D9K14xwzCqgDeC9A/KLPrxQIsCeLUVAN5tBGQmpn 4eEu7FudbJM3BPOlil2tZhwMSZQLtoMXrtVUV5z3DGPbpJloqHGlshM+eS0S53Kj1QsPz0kVsWr RRvxPSJjNKQXVuJnR4tjOxOzBxlrOHlkMdQVMvFzo13mSM7mQLKqm3x13LaUwPF0Pf+Xx1aWUKj uutDFhTT8s8XNAsrAyi9fOPOTQxCThzlwkAZ34XWTGVFrsoSR08XQ1YM8IEw3DPdz+geDFDDoGM 17cEuZ5mYU6Fbz68SIOljAHLyPkzIYWyUL2vGFbCX8G939m0DDzSOAmcOF4ETcE86XoKBtLLU= X-Google-Smtp-Source: AGHT+IFUxDCYOfLilQ6lfBDnwhOcL2E6VOHW1djgaGHT1hjypUZN67hw/Qlj7b7P8zYClnV8NZsXzg== X-Received: by 2002:a05:6000:1844:b0:430:fa58:a03d with SMTP id ffacd0b85a97d-4324e70ef05mr36872432f8f.63.1767101025060; Tue, 30 Dec 2025 05:23:45 -0800 (PST) Received: from alchark-surface.localdomain (bba-94-59-45-246.alshamil.net.ae. [94.59.45.246]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4324ea830fesm69332312f8f.20.2025.12.30.05.23.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Dec 2025 05:23:44 -0800 (PST) From: Alexey Charkov Date: Tue, 30 Dec 2025 17:23:34 +0400 Subject: [PATCH v3] arm64: dts: rockchip: enable UFS controller on FriendlyElec NanoPi M5 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251230-nanopi-m5-ufs-v3-1-ed188ae34fdb@gmail.com> X-B4-Tracking: v=1; b=H4sIAFXSU2kC/3XMQQrCMBCF4atI1o5kRmPUlfcQFyWdtgM2KYkGp fTupt0ogsv34PtHlTgKJ3VajSpyliTBl7Fdr5TrKt8ySF22Ik0GkSz4yodBoDfwaBIYasgZbTX urSpmiNzIc+ldrmV3ku4hvpZ8xvn9V8oICLqmQ43GWiR3bvtKbhsXejWXMn00afzVVDQ7PjrNj NbtvvU0TW9ja/Pf6AAAAA== X-Change-ID: 20251127-nanopi-m5-ufs-52f2c5070167 To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Alexey Charkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2289; i=alchark@gmail.com; h=from:subject:message-id; bh=UQ5DWsXFkrEb/TWPrQyCX2bixd/4Ob5s+086Cxhqs8I=; b=owGbwMvMwCW2adGNfoHIK0sZT6slMWQGX4o7EtZ/bd/e2hyd6JaNJy59lZ/Wbv6rJ3NDHmfK/ N6LE5/N75jIwiDGxWAppsgy99sS26lGfLN2eXh8hZnDygQyRFqkgQEIWBj4chPzSo10jPRMtQ31 DA11jHWMGLg4BWCqL1sw/A9aqLEx9z6DTEq9eoCSQcfu/7Z/dS9uFT0Y5dVywlFes4Lhn21rzdx 1P7fMDpo+M6TPeeYdefaco9pvbG7Jn/m16mCVOQsA X-Developer-Key: i=alchark@gmail.com; a=openpgp; fpr=9DF6A43D95320E9ABA4848F5B2A2D88F1059D4A5 The NanoPi M5 board supports pluggable UFS modules using the UFSHC inside its Rockchip RK3576 SoC. Enable the respective devicetree node and add its supply regulators. Link: https://wiki.friendlyelec.com/wiki/images/9/97/NanoPi_M5_LP5_2411_SCH= .pdf Signed-off-by: Alexey Charkov --- Changes in v3: - Dropped 'en-supply' from fixed regulators, as it's not envisaged by the fixed regulator driver and seems like more trouble than its worth - Link to v2: https://lore.kernel.org/r/20251201-nanopi-m5-ufs-v2-1-ece9c0e= e17c4@gmail.com Changes in v2: - Describe UFS supply regulators - Add link to schematic - Link to v1: https://lore.kernel.org/r/20251127-nanopi-m5-ufs-v1-1-0d28d15= 7712c@gmail.com --- arch/arm64/boot/dts/rockchip/rk3576-nanopi-m5.dts | 25 +++++++++++++++++++= ++++ 1 file changed, 25 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3576-nanopi-m5.dts b/arch/arm64= /boot/dts/rockchip/rk3576-nanopi-m5.dts index cce34c541f7c..c5b34069a443 100644 --- a/arch/arm64/boot/dts/rockchip/rk3576-nanopi-m5.dts +++ b/arch/arm64/boot/dts/rockchip/rk3576-nanopi-m5.dts @@ -110,6 +110,22 @@ vcc12v_dcin: regulator-vcc12v-dcin { regulator-name =3D "vcc12v_dcin"; }; =20 + vcc1v2_ufs_vccq: regulator-vcc1v2-ufs-vccq { + compatible =3D "regulator-fixed"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-name =3D "vcc1v2_ufs_vccq"; + vin-supply =3D <&vcc5v0_sys_s5>; + }; + + vcc1v8_ufs_vccq2: regulator-vcc1v8-ufs-vccq2 { + compatible =3D "regulator-fixed"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcc1v8_ufs_vccq2"; + vin-supply =3D <&vcc_1v8_s3>; + }; + vcc3v3_m2_keym: regulator-vcc3v3-m2-keym { compatible =3D "regulator-fixed"; enable-active-high; @@ -906,6 +922,15 @@ &uart0 { status =3D "okay"; }; =20 +&ufshc { + vcc-supply =3D <&vcc_3v3_s3>; + vccq-supply =3D <&vcc1v2_ufs_vccq>; + vccq2-supply =3D <&vcc1v8_ufs_vccq2>; + vdd-hba-supply =3D <&vdda_1v2_s0>; + + status =3D "okay"; +}; + &usbdp_phy { status =3D "okay"; }; --- base-commit: cc3aa43b44bdb43dfbac0fcb51c56594a11338a8 change-id: 20251127-nanopi-m5-ufs-52f2c5070167 Best regards, --=20 Alexey Charkov