From nobody Sun Feb 8 05:53:51 2026 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C6E672E88BD for ; Mon, 29 Dec 2025 21:37:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767044259; cv=none; b=HPWAtVzSU33ihGp+Cv6zR/RDf1iKICBwcPBN/3yo7gORRPiO1vVFcBy858q+o+LRZUh5gEi8ZbrtQWWN1EwWW17dgVol5S0Fe9e4wzFR8htaxpmLGzGszgcWaz8StDqvgi6OkEQTKzNB4jbsvBy/GCgAtIhU6DB7SPjNMroYo1w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767044259; c=relaxed/simple; bh=9ZMhYWvGA48//ElPB1w7XwWDNmtPnQojjM7SQ+np5lQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mLslNonIWQ6pnJURfTyf2H7fvQ0ifr7XndVxH8gImFsqj0gbBoPjgPGl5nMUOg/LGe7g7ydAQ0T6zrX1FnECG8Gpkljq9akmwBagwuJ/EHi1VOlq9Xwxr+MLxx/fOuVp/XxVjFaoM/RKDDAKiyven9DQ2ebgUzIHW6rXQpgU6nU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RVJPja0c; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RVJPja0c" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-4327555464cso1963200f8f.1 for ; Mon, 29 Dec 2025 13:37:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767044256; x=1767649056; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uEMVDwEDv+HPhVXY2LXDlZKQau7yTOfmnEyR/lVD/RA=; b=RVJPja0cyGa3WjB4hup6J8W4xq9oxrEfKIG9lKVFhhYW1yxceNGN0OXRZ+Sg1lR/cK Zh1wqIg+v1/MIeBS8FsKWnX2Hgi+MnJy4rWJ/6Mi+deYcv28uq4HXOs335ELBfVxbSNh 76Oi6hfrNu9aD3iPaQCl6p2VFzE9Y+funqkgbK+6kN9S/gWlZjToGkMaakxCJgngQ3Qk sfU3RDx0yDH/uMhC5wKSkHEJeSe112vuawnQ/37FPzCL60qHQjiALOQ/dWCWyeptXTdK 0vxPVWeiP6D0dzgVgXsxJOPoucxwAq0+EX0YosQKDpWW/7H9yE7ZuuehPrzH9ktmYsDH baRg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767044256; x=1767649056; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=uEMVDwEDv+HPhVXY2LXDlZKQau7yTOfmnEyR/lVD/RA=; b=eNq7nZX5eo+L2WNietMYWQ3jAjhXEqq894RwyTcd1xwEBannEFgYNb5o2M9UlxfGd2 UYMX+jOh01A1y+LKL4msNaQk7V64FczyhmwoRPTR73Mi9TONdcBn7+XuN9K2ayELvIOT lqTwwhtYs7eWZ1SGFMCAdZ50bqyNHKYjG24ulm3Ilj3j1i98FfNFXXUUvGhv3zq3qHWj Q2UfhqgYalNV6QtCEk9RzzCVJlpRp8H/ln8RUDstpAPRExT7yk9L9hZpq1uyC87kIYRZ KyC9hfTWEAMdciCVYylism3jFfBa4+TkRFvbRAuySXcDLfOI0bK9WqOXqNu6ISrhjDlG s4mg== X-Forwarded-Encrypted: i=1; AJvYcCUBGK560MLC0kk9z9mnfYSjcFq4T0F6CXZWlkrXAmfXh+Xz1B+0nfHIgYSjmZn40ghzuaX/4Ru8DG7I9tU=@vger.kernel.org X-Gm-Message-State: AOJu0YwdBREfs5HrlexTSqM9BLfpZojJFoQALFb0WIIlxYgYHaozDB9Q ReOy9RWDk7HPk8RimfPNxfBuI1Mc4LINNpx+0qBaE2yijEMFP8Dpzr43 X-Gm-Gg: AY/fxX5zTwx00eXlf6GZ2f80D52SgOLcKcMAECFw+0q6uv3twCZMBA/LPSWbGvWgui3 6G7qVdX+W+Pvhcit5p7nKzneso8nejWEmJmFJJUXCXWbBtfLwkaeOqj0/O4xbBSzDLje8MrdFky SjNdWQnZR1GRaavx86sGi251uywAhWDpvv4WlU8ctItmBMhiNbFq59rjBTWfKVzikmp+55wlc58 IGq14I/kqDyKoNoaCtx6D+VzA66W1sYCXCWTmqoBiHK0ZLH4MzAducvkYdANGpQVcavXoZlN9qp UrPcIMVQH7HxhPsZ1cZ3SwjCc56j0jL9gsJUIErmnDC+r7IiTbNAc++mdVEsNDZLXvj/QCVTnh/ xb1ZopPsey0vBRdPzhAYuXpZL6eCqRcUZgqBUMYZaI7B34twm/Oec90vq3bUnFuvx1FlErchRZd wtyFbXPVxFJvoZgmy0bxRue5voMR6ZPCporYPqAMFYI+brKGK8/9SAYZzOu7WBTqssT5svzys6I BhP6NHlr1xv+QmoXktb X-Google-Smtp-Source: AGHT+IEM9dsLV55UGCsXY4JibCS2ViZO1P66ipFVvqFYhEkKmsY1uN4e6nM9TXduuaQlPfzsV4ViRw== X-Received: by 2002:a05:6000:2c06:b0:430:fd0f:28ff with SMTP id ffacd0b85a97d-4324e4d3764mr42020757f8f.26.1767044256097; Mon, 29 Dec 2025 13:37:36 -0800 (PST) Received: from Lord-Beerus.station (net-5-94-28-220.cust.vodafonedsl.it. [5.94.28.220]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4324ea1b36fsm64046230f8f.5.2025.12.29.13.37.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 13:37:35 -0800 (PST) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Alexander Stein , Dario Binacchi , Primoz Fiser , Markus Niebel , Yannic Moog , Josua Mayer , Francesco Dolcini , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 1/3] dt-bindings: arm: fsl: add Variscite DART-MX95 Boards Date: Mon, 29 Dec 2025 22:37:15 +0100 Message-ID: <20251229213726.79374-2-stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251229213726.79374-1-stefano.r@variscite.com> References: <20251229213726.79374-1-stefano.r@variscite.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Add DT compatible strings for Variscite DART-MX95 SoM and Variscite development carrier Board. Link: https://variscite.com/system-on-module-som/i-mx-9/dart-mx95/ Link: https://variscite.com/carrier-boards/sonata-board/ Signed-off-by: Stefano Radaelli Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index 68a2d5fecc43..2a957a593abe 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1449,6 +1449,12 @@ properties: - const: toradex,smarc-imx95 # Toradex SMARC iMX95 Module - const: fsl,imx95 =20 + - description: Variscite DART-MX95 based Boards + items: + - const: variscite,var-dart-mx95-sonata # Variscite DART-MX95 SO= M on Sonata Development Board + - const: variscite,var-dart-mx95 # Variscite DART-MX95 SOM + - const: fsl,imx95 + - description: i.MXRT1050 based Boards items: - enum: --=20 2.47.3 From nobody Sun Feb 8 05:53:51 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 61E662E8E07 for ; Mon, 29 Dec 2025 21:37:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767044263; cv=none; b=gVy4XIrjBoCyt+iBizenZ1LhfnItFMkN9lfMH0RBNd96p1tCkdkh7SVSIkrnpl9xxY+gt3LMFqvTE/Uno7O/MVUfi6Vx1YPp5eW4gsNdrSuuA+iTDIojq79wVSRL2GlCBVF0saUto2Ew9bC7jD1n2iihScMnPvIo3BlTnVkKu/U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767044263; c=relaxed/simple; bh=87JNHAgS+WmFktz7yVGzqEKFw0TOVi+qgXXgzugXY5U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BD0K7L37h0l0brct8628mtW7h9I5+nnxzpAylmJwnzv/1K8MIZ5AyExU0TrG+CavJEp7eTjdpeaePsiJcupdSS51MlrgOHnPhVZ5UoOqa4D5Zr7pMitXEt2dOzulzDCpMIGStCvbLRva9elIkslt1YMAAL5fmS+roPKSU4RDvn4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Me+syKOp; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Me+syKOp" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-47796a837c7so60682235e9.0 for ; Mon, 29 Dec 2025 13:37:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767044260; x=1767649060; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=f+utKM200RahG3gEjDenqFzffZpUl+XGWzD1e8y8+VY=; b=Me+syKOps5aWxNJdAKNVkBERte/pma0j0+pqE/bIrJ9KtghtZO0Hs1laBuW5rC0qMB M8mCYSt9LHib8PaoKQW7l6NLv/VVQKSCbkw508xUVTQXu06DZJJAjd115w9rqeLWbRjG zFPMo7gfxbJiq/AHc1/vMN9KIWGiPDCB5kiPstYpWgqKeVtXUCeelBspBkoiDWOgG5d6 tXP8uzcn4yRBfLO2e9mpOtehF9GeIdSX7uH/YsMz6AgKp4e9LtqFJhByL2pmkNfIHlT8 13PBpDHbVMbTzw2Zf+p5cZ8Q+eM6otJzmAPNstfsz+UHfvhzZKcLRzDYiJjSSsRUBzY8 dz+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767044260; x=1767649060; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=f+utKM200RahG3gEjDenqFzffZpUl+XGWzD1e8y8+VY=; b=QJjjZuMp6Na4/z5gbD4FX5tca5lKzFVeFJPrJtSFuSTX6x2ftgjvVTKeAULCnwrTwE gERTX5ca3oUW4SZ1IHGmSO1uaXGe/BjFkgCgf9TIR+4XyWrF47BtkwFLwz+LQ133yXO1 mBggMCpkJm/u/QQjJ+whksJkMQ0XG9nXz87gCE0f4X+BGhcbYjXiBXBhmVgRCqTaJhy2 WBrcYcsGQGxJ/+enf41kPODIOTYxTjWkGZTJRabVNlypSGZ+TGXmL9JQ+SeMhSO7Hf7f bCORX4dSx2tPQjJVhHQzn6mx0pXrVsGjGnNKh2i2oumtHDDQNf9a6vN7xXK896YKGMGX /0ug== X-Forwarded-Encrypted: i=1; AJvYcCWKzOcI+BUJQnJ8ALAQ6M2rzMkFz+sy8cWc4JXwR/+quQW1nDcc8of2nVmqXMhYJ6q4C+VzLiHisrGKSCU=@vger.kernel.org X-Gm-Message-State: AOJu0YzZ5owXJKQfcHL8sRhYEDHHS+gJMXOG3t1QsnPhAqN6DXYuhEoD N02vh3QVYAEZu7Btua5qQ45mqixTaP2laj2qv7mUjV6TsVL2R0Lye9kQ X-Gm-Gg: AY/fxX72mapNDzrc1ybQbCCeV0sgBcD1WaeaTm98AMF4eRmGDiDT0DrL/15fY80vCx8 wn0vFyuVF/jOONjvfBj4X5Y/33PeN65WdAv3NmgqLptOW0FCbBQKcV6Xr1aHOXbK4/G8TC2G5jw o2fvtQ2PqIW0euSyRQY9sGHqQPLWa1pGUVJqEqx2lBWpgpCqxFMNr0aEJNaYnw27w4vlvm4G5sA Sb0NbXlew+U4zl3ErKcMxlRWwjBaZ1tfTWi+tsK2pGC/JAn0yC9DIaeULZX1IhipQTwqPWSPiy9 L8hpy47S+JQxgIaj9g78JkKSCPRE2lCw+oQZGNITD9KCDygfZiKFmD4A06e5muP5rNEzSLP6N8r DynTrTIQQhWC8LsK3MRGa55rCuv8UW+b2cIgvifFCHeQ127JbQIrnBuGHUcjk/1KaAq4RwOhVMI 2nquQzqzBxUb2Zek/SdwCy5EdA2ZOZGKbPmsQfxog7vRU7JjrvHRrYuhpvKa2P7o86Yx954TYeu UlKENnEr6VzD7wHXdG/ X-Google-Smtp-Source: AGHT+IEF9bzcwZspUU4ERbXN6uvOG5CzdJtrXTGVKMv9K0lTNB3GNT9fak7BFoyrdrSBy7p/jopSvQ== X-Received: by 2002:a05:6000:22c3:b0:430:fdc8:8bc9 with SMTP id ffacd0b85a97d-4324e4f92d8mr38847228f8f.40.1767044259241; Mon, 29 Dec 2025 13:37:39 -0800 (PST) Received: from Lord-Beerus.station (net-5-94-28-220.cust.vodafonedsl.it. [5.94.28.220]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4324ea1b36fsm64046230f8f.5.2025.12.29.13.37.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 13:37:38 -0800 (PST) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Alexander Stein , Dario Binacchi , Yannic Moog , Primoz Fiser , Markus Niebel , Josua Mayer , Francesco Dolcini , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 2/3] arm64: dts: freescale: Add support for Variscite DART-MX95 Date: Mon, 29 Dec 2025 22:37:16 +0100 Message-ID: <20251229213726.79374-3-stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251229213726.79374-1-stefano.r@variscite.com> References: <20251229213726.79374-1-stefano.r@variscite.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Add device tree support for the Variscite DART-MX95 system on module. This SOM is designed to be used with various carrier boards. The module includes: - NXP i.MX95 MPU processor - Up to 16GB of LPDDR5 memory - Up to 128GB of eMMC storage memory - Integrated 10/100/1000 Mbps Ethernet Transceiver - Codec audio WM8904 - WIFI6 dual-band 802.11ax/ac/a/b/g/n with optional 802.15.4 and Bluetooth Only SOM-specific peripherals are enabled by default. Carrier board specific interfaces are left disabled to be enabled in the respective carrier board device trees. Link: https://variscite.com/system-on-module-som/i-mx-9/i-mx-95/dart-mx95/ Signed-off-by: Stefano Radaelli --- .../boot/dts/freescale/imx95-var-dart.dtsi | 462 ++++++++++++++++++ 1 file changed, 462 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-var-dart.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx95-var-dart.dtsi b/arch/arm64= /boot/dts/freescale/imx95-var-dart.dtsi new file mode 100644 index 000000000000..ed93701a8e4c --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-var-dart.dtsi @@ -0,0 +1,462 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Common dtsi for Variscite DART-MX95 + * + * Link: https://variscite.com/system-on-module-som/i-mx-9/i-mx-95/dart-mx= 95/ + * + * Copyright (C) 2025 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include +#include +#include "imx95.dtsi" + +/ { + model =3D "Variscite DART-MX95 Module"; + compatible =3D "variscite,var-dart-mx95", "fsl,imx95"; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x0 0x80000000 0 0x80000000>; + }; + + reg_1p8v: regulator-1p8v { + compatible =3D "regulator-fixed"; + regulator-max-microvolt =3D <1800000>; + regulator-min-microvolt =3D <1800000>; + regulator-name =3D "+V1.8_SW"; + }; + + reg_3p3v: regulator-3p3v { + compatible =3D "regulator-fixed"; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "+V3.3_SW"; + }; + + reg_audio: regulator-audio-vdd { + compatible =3D "regulator-fixed"; + regulator-name =3D "wm8904_supply"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + }; + + reg_vref_1v8: regulator-adc-vref { + compatible =3D "regulator-fixed"; + regulator-name =3D "vref_1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reserved-memory { + ranges; + #address-cells =3D <2>; + #size-cells =3D <2>; + + linux_cma: linux,cma { + compatible =3D "shared-dma-pool"; + alloc-ranges =3D <0 0x80000000 0 0x7F000000>; + reusable; + size =3D <0 0x3c000000>; + linux,cma-default; + }; + + vdev0vring0: vdev0vring0@88000000 { + reg =3D <0 0x88000000 0 0x8000>; + no-map; + }; + + vdev0vring1: vdev0vring1@88008000 { + reg =3D <0 0x88008000 0 0x8000>; + no-map; + }; + + vdev1vring0: vdev1vring0@88010000 { + reg =3D <0 0x88010000 0 0x8000>; + no-map; + }; + + vdev1vring1: vdev1vring1@88018000 { + reg =3D <0 0x88018000 0 0x8000>; + no-map; + }; + + vdevbuffer: vdevbuffer@88020000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x88020000 0 0x100000>; + no-map; + }; + + rsc_table: rsc-table@88220000 { + reg =3D <0 0x88220000 0 0x1000>; + no-map; + }; + + vpu_boot: vpu_boot@a0000000 { + reg =3D <0 0xa0000000 0 0x100000>; + no-map; + }; + }; + + sound-wm8904 { + compatible =3D "simple-audio-card"; + simple-audio-card,bitclock-master =3D <&codec_dai>; + simple-audio-card,format =3D "i2s"; + simple-audio-card,frame-master =3D <&codec_dai>; + simple-audio-card,mclk-fs =3D <256>; + simple-audio-card,name =3D "wm8904-audio"; + simple-audio-card,routing =3D + "Headphone Jack", "HPOUTL", + "Headphone Jack", "HPOUTR", + "IN2L", "Line In Jack", + "IN2R", "Line In Jack", + "IN1L", "Microphone Jack", + "IN1R", "Microphone Jack"; + simple-audio-card,widgets =3D + "Microphone", "Microphone Jack", + "Headphone", "Headphone Jack", + "Line", "Line In Jack"; + + codec_dai: simple-audio-card,codec { + sound-dai =3D <&wm8904>; + }; + + simple-audio-card,cpu { + sound-dai =3D <&sai3>; + }; + }; + + wifi_pwrseq: wifi-pwrseq { + compatible =3D "mmc-pwrseq-simple"; + post-power-on-delay-ms =3D <100>; + power-off-delay-us =3D <10000>; + reset-gpios =3D <&gpio4 29 GPIO_ACTIVE_LOW>, /* WIFI_RESET */ + <&gpio2 27 GPIO_ACTIVE_LOW>; /* WIFI_PWR_EN */ + }; +}; + +&adc1 { + vref-supply =3D <®_vref_1v8>; + status =3D "okay"; +}; + +&enetc_port0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_enetc0>; + phy-handle =3D <ðphy0>; + /* + * The required RGMII TX and RX 2ns delays are implemented directly + * in hardware via passive delay elements on the SOM PCB. + * No delay configuration is needed in software via PHY driver. + */ + phy-mode =3D "rgmii"; + status =3D "okay"; +}; + +&lpi2c8 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default","gpio","sleep"; + pinctrl-0 =3D <&pinctrl_lpi2c8>; + pinctrl-1 =3D <&pinctrl_lpi2c8_gpio>; + pinctrl-2 =3D <&pinctrl_lpi2c8_gpio>; + scl-gpios =3D <&gpio2 10 GPIO_ACTIVE_HIGH>; + sda-gpios =3D <&gpio2 11 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + wm8904: codec@1a { + compatible =3D "wlf,wm8904"; + reg =3D <0x1a>; + #sound-dai-cells =3D <0>; + clocks =3D <&scmi_clk IMX95_CLK_SAI3>; + clock-names =3D "mclk"; + AVDD-supply =3D <®_audio>; + CPVDD-supply =3D <®_audio>; + DBVDD-supply =3D <®_audio>; + DCVDD-supply =3D <®_audio>; + MICVDD-supply =3D <®_audio>; + wlf,drc-cfg-names =3D "default", "peaklimiter", "tradition", + "soft", "music"; + /* + * Config registers per name, respectively: + * KNEE_IP =3D 0, KNEE_OP =3D 0, HI_COMP =3D 1, LO_COMP =3D 1 + * KNEE_IP =3D -24, KNEE_OP =3D -6, HI_COMP =3D 1/4, LO_COMP =3D 1 + * KNEE_IP =3D -42, KNEE_OP =3D -3, HI_COMP =3D 0, LO_COMP =3D 1 + * KNEE_IP =3D -45, KNEE_OP =3D -9, HI_COMP =3D 1/8, LO_COMP =3D 1 + * KNEE_IP =3D -30, KNEE_OP =3D -10.5, HI_COMP =3D 1/4, LO_COMP =3D 1 + */ + wlf,drc-cfg-regs =3D /bits/ 16 <0x01af 0x3248 0x0000 0x0000>, + /bits/ 16 <0x04af 0x324b 0x0010 0x0408>, + /bits/ 16 <0x04af 0x324b 0x0028 0x0704>, + /bits/ 16 <0x04af 0x324b 0x0018 0x078c>, + /bits/ 16 <0x04af 0x324b 0x0010 0x050e>; + /* GPIO1 =3D DMIC_CLK, don't touch others */ + wlf,gpio-cfg =3D <0x0018>, <0xffff>, <0xffff>, <0xffff>; + }; +}; + +/* BT */ +&lpuart5 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart5>, <&pinctrl_bt>; + status =3D "okay"; + + bluetooth { + compatible =3D "nxp,88w8987-bt"; + }; +}; + +&mu7 { + status =3D "okay"; +}; + +&netc_emdio { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_emdio>, <&pinctrl_phy0res>; + status =3D "okay"; + + ethphy0: ethernet-phy@0 { + reg =3D <0>; + compatible =3D "ethernet-phy-ieee802.3-c22"; + reset-gpios =3D <&gpio5 16 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <10000>; + reset-deassert-us =3D <100000>; + + leds { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@0 { + reg =3D <0>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + + led@1 { + reg =3D <1>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + }; + }; +}; + +&netc_timer { + status =3D "okay"; +}; + +&sai3 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_sai3>; + assigned-clocks =3D <&scmi_clk IMX95_CLK_AUDIOPLL1_VCO>, + <&scmi_clk IMX95_CLK_AUDIOPLL2_VCO>, + <&scmi_clk IMX95_CLK_AUDIOPLL1>, + <&scmi_clk IMX95_CLK_AUDIOPLL2>, + <&scmi_clk IMX95_CLK_SAI3>; + assigned-clock-parents =3D <0>, <0>, <0>, <0>, + <&scmi_clk IMX95_CLK_AUDIOPLL1>; + assigned-clock-rates =3D <3932160000>, + <3612672000>, <393216000>, + <361267200>, <12288000>; + #sound-dai-cells =3D <0>; + fsl,sai-mclk-direction-output; + status =3D "okay"; +}; + +&scmi_iomuxc { + pinctrl_bt: btgrp { + fsl,pins =3D < + IMX95_PAD_CCM_CLKO3__GPIO4_IO_BIT28 0x31e + >; + }; + + pinctrl_emdio: emdiogrp{ + fsl,pins =3D < + IMX95_PAD_ENET1_MDC__NETCMIX_TOP_NETC_MDC 0x57e + IMX95_PAD_ENET1_MDIO__NETCMIX_TOP_NETC_MDIO 0x97e + >; + }; + + pinctrl_phy0res: phy0resgrp{ + fsl,pins =3D < + IMX95_PAD_GPIO_IO36__GPIO5_IO_BIT16 0x31e + >; + }; + + pinctrl_enetc0: enetc0grp { + fsl,pins =3D < + IMX95_PAD_ENET1_TD3__NETCMIX_TOP_ETH0_RGMII_TD3 0x57e + IMX95_PAD_ENET1_TD2__NETCMIX_TOP_ETH0_RGMII_TD2 0x57e + IMX95_PAD_ENET1_TD1__NETCMIX_TOP_ETH0_RGMII_TD1 0x57e + IMX95_PAD_ENET1_TD0__NETCMIX_TOP_ETH0_RGMII_TD0 0x57e + IMX95_PAD_ENET1_TX_CTL__NETCMIX_TOP_ETH0_RGMII_TX_CTL 0x57e + IMX95_PAD_ENET1_TXC__NETCMIX_TOP_ETH0_RGMII_TX_CLK 0x58e + IMX95_PAD_ENET1_RX_CTL__NETCMIX_TOP_ETH0_RGMII_RX_CTL 0x57e + IMX95_PAD_ENET1_RXC__NETCMIX_TOP_ETH0_RGMII_RX_CLK 0x58e + IMX95_PAD_ENET1_RD0__NETCMIX_TOP_ETH0_RGMII_RD0 0x57e + IMX95_PAD_ENET1_RD1__NETCMIX_TOP_ETH0_RGMII_RD1 0x57e + IMX95_PAD_ENET1_RD2__NETCMIX_TOP_ETH0_RGMII_RD2 0x57e + IMX95_PAD_ENET1_RD3__NETCMIX_TOP_ETH0_RGMII_RD3 0x57e + >; + }; + + pinctrl_lpi2c8: lpi2c8grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO10__LPI2C8_SDA 0x40000b9e + IMX95_PAD_GPIO_IO11__LPI2C8_SCL 0x40000b9e + >; + }; + + pinctrl_lpi2c8_gpio: lpi2c8gpiogrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO10__GPIO2_IO_BIT10 0x31e + IMX95_PAD_GPIO_IO11__GPIO2_IO_BIT11 0x31e + >; + }; + + pinctrl_sai3: sai3grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO17__SAI3_MCLK 0x31e + IMX95_PAD_GPIO_IO16__SAI3_TX_BCLK 0x31e + IMX95_PAD_GPIO_IO26__SAI3_TX_SYNC 0x31e + IMX95_PAD_GPIO_IO20__SAI3_RX_DATA_BIT0 0x31e + IMX95_PAD_GPIO_IO21__SAI3_TX_DATA_BIT0 0x31e + >; + }; + + pinctrl_uart5: uart5grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO00__LPUART5_TX 0x31e + IMX95_PAD_GPIO_IO01__LPUART5_RX 0x31e + IMX95_PAD_GPIO_IO02__LPUART5_CTS_B 0x31e + IMX95_PAD_GPIO_IO03__LPUART5_RTS_B 0x31e + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins =3D < + IMX95_PAD_SD1_CLK__USDHC1_CLK 0x158e + IMX95_PAD_SD1_CMD__USDHC1_CMD 0x138e + IMX95_PAD_SD1_DATA0__USDHC1_DATA0 0x138e + IMX95_PAD_SD1_DATA1__USDHC1_DATA1 0x138e + IMX95_PAD_SD1_DATA2__USDHC1_DATA2 0x138e + IMX95_PAD_SD1_DATA3__USDHC1_DATA3 0x138e + IMX95_PAD_SD1_DATA4__USDHC1_DATA4 0x138e + IMX95_PAD_SD1_DATA5__USDHC1_DATA5 0x138e + IMX95_PAD_SD1_DATA6__USDHC1_DATA6 0x138e + IMX95_PAD_SD1_DATA7__USDHC1_DATA7 0x138e + IMX95_PAD_SD1_STROBE__USDHC1_STROBE 0x158e + >; + }; + + pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp { + fsl,pins =3D < + IMX95_PAD_SD1_CLK__USDHC1_CLK 0x158e + IMX95_PAD_SD1_CMD__USDHC1_CMD 0x138e + IMX95_PAD_SD1_DATA0__USDHC1_DATA0 0x138e + IMX95_PAD_SD1_DATA1__USDHC1_DATA1 0x138e + IMX95_PAD_SD1_DATA2__USDHC1_DATA2 0x138e + IMX95_PAD_SD1_DATA3__USDHC1_DATA3 0x138e + IMX95_PAD_SD1_DATA4__USDHC1_DATA4 0x138e + IMX95_PAD_SD1_DATA5__USDHC1_DATA5 0x138e + IMX95_PAD_SD1_DATA6__USDHC1_DATA6 0x138e + IMX95_PAD_SD1_DATA7__USDHC1_DATA7 0x138e + IMX95_PAD_SD1_STROBE__USDHC1_STROBE 0x158e + >; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + fsl,pins =3D < + IMX95_PAD_SD1_CLK__USDHC1_CLK 0x15fe + IMX95_PAD_SD1_CMD__USDHC1_CMD 0x13fe + IMX95_PAD_SD1_DATA0__USDHC1_DATA0 0x13fe + IMX95_PAD_SD1_DATA1__USDHC1_DATA1 0x13fe + IMX95_PAD_SD1_DATA2__USDHC1_DATA2 0x13fe + IMX95_PAD_SD1_DATA3__USDHC1_DATA3 0x13fe + IMX95_PAD_SD1_DATA4__USDHC1_DATA4 0x13fe + IMX95_PAD_SD1_DATA5__USDHC1_DATA5 0x13fe + IMX95_PAD_SD1_DATA6__USDHC1_DATA6 0x13fe + IMX95_PAD_SD1_DATA7__USDHC1_DATA7 0x13fe + IMX95_PAD_SD1_STROBE__USDHC1_STROBE 0x15fe + >; + }; + + pinctrl_usdhc3_gpio: usdhc3gpiogrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO27__GPIO2_IO_BIT27 0x31e + IMX95_PAD_CCM_CLKO4__GPIO4_IO_BIT29 0x31e + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins =3D < + IMX95_PAD_SD3_CLK__USDHC3_CLK 0x158e + IMX95_PAD_SD3_CMD__USDHC3_CMD 0x138e + IMX95_PAD_SD3_DATA0__USDHC3_DATA0 0x138e + IMX95_PAD_SD3_DATA1__USDHC3_DATA1 0x138e + IMX95_PAD_SD3_DATA2__USDHC3_DATA2 0x138e + IMX95_PAD_SD3_DATA3__USDHC3_DATA3 0x138e + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins =3D < + IMX95_PAD_SD3_CLK__USDHC3_CLK 0x158e + IMX95_PAD_SD3_CMD__USDHC3_CMD 0x138e + IMX95_PAD_SD3_DATA0__USDHC3_DATA0 0x138e + IMX95_PAD_SD3_DATA1__USDHC3_DATA1 0x138e + IMX95_PAD_SD3_DATA2__USDHC3_DATA2 0x138e + IMX95_PAD_SD3_DATA3__USDHC3_DATA3 0x138e + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins =3D < + IMX95_PAD_SD3_CLK__USDHC3_CLK 0x15fe + IMX95_PAD_SD3_CMD__USDHC3_CMD 0x13fe + IMX95_PAD_SD3_DATA0__USDHC3_DATA0 0x13fe + IMX95_PAD_SD3_DATA1__USDHC3_DATA1 0x13fe + IMX95_PAD_SD3_DATA2__USDHC3_DATA2 0x13fe + IMX95_PAD_SD3_DATA3__USDHC3_DATA3 0x13fe + >; + }; +}; + +/* eMMC */ +&usdhc1 { + pinctrl-names =3D "default","state_100mhz","state_200mhz","sleep"; + pinctrl-0 =3D <&pinctrl_usdhc1>; + pinctrl-1 =3D <&pinctrl_usdhc1_100mhz>; + pinctrl-2 =3D <&pinctrl_usdhc1_200mhz>; + pinctrl-3 =3D <&pinctrl_usdhc1>; + bus-width =3D <8>; + non-removable; + no-sdio; + no-sd; + status =3D "okay"; +}; + +/* WiFi */ +&usdhc3 { + pinctrl-names =3D "default","state_100mhz","state_200mhz","sleep"; + pinctrl-0 =3D <&pinctrl_usdhc3>, <&pinctrl_usdhc3_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc3_100mhz>, <&pinctrl_usdhc3_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc3_200mhz>, <&pinctrl_usdhc3_gpio>; + pinctrl-3 =3D <&pinctrl_usdhc3>, <&pinctrl_usdhc3_gpio>; + mmc-pwrseq =3D <&wifi_pwrseq>; + bus-width =3D <4>; + non-removable; + wakeup-source; + keep-power-in-suspend; + status =3D "okay"; +}; + +&wdog3 { + fsl,ext-reset-output; + status =3D "okay"; +}; --=20 2.47.3 From nobody Sun Feb 8 05:53:51 2026 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 37C8D2E7F32 for ; Mon, 29 Dec 2025 21:37:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767044266; cv=none; b=ZRtFyUASR1Zo98nyiOJm5cnkDjsS1CZkZHNKNVStFGTIKMgpWSSkYtOCkS700OJso4qs87Zu7qQRtw27jPl9tCuMRGHtBKuoaxHVK0y6OUbxXRkiYeQyWl4kRQGR+dfMckYetEarPZBM6fWSwK1hh1iPt3VIWgj5cEzK0ySqf0A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767044266; c=relaxed/simple; bh=TmGTR4l/2DIne5TFcDBMxay8/yDy9elH++459Iqlh4s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NFOhSjIS7vo/+/TGQxTPFxbwpfIQJki4Nir9o1H2ySVtcP4sbQeErDOoI5gwvc/7YwhJJykwuwXyi1qPlbjd0b6d/4YcHbB0mWugQUENH9ki308EtX0MCazq0JPgpHIy0HPcRHudt67qj9CCwXjminHuQb0is8R5V21R7NnuaIk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MC35LwF2; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MC35LwF2" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-47d3ffa6720so36260065e9.0 for ; Mon, 29 Dec 2025 13:37:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767044263; x=1767649063; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MIfJrzKfHVKBPgM9PpIHg2VUVuVTR+Lw855B9hDZfz4=; b=MC35LwF2fb14LBlzhn6tmfIHihOSTt5Q0kmlBotm77HFz2l4lcg54JQrWmnVudkNrG Ke2chwq0PzoOu5jtrWh+p5v0NrpUJPIQ0RTDNWdCgGsqhKBY95IYeQ1XvjNQocQTWHLt mbmjm4wnav0EM3LBXv2ew4PrJLD23nAYxjiuBEZKOS0CQ8lnBgdoIc9eQCUQdos4CbWx FOPxf8557/bxXip9Fhyg2kCKNpS3MyyuaqiHf2A9F52RtZClKx7njU/szicThxo7I+9+ 6R7/MHKAeNigrQgSGBCFJ4QNfBm5V3sd80m+Am0C3xj7JcmMb2pTbGRl1IwAD4BHFfRA oeXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767044263; x=1767649063; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=MIfJrzKfHVKBPgM9PpIHg2VUVuVTR+Lw855B9hDZfz4=; b=ubOpF1n+EDD0W7eIaZfhdQQRmeAmVx+WjLt+jXkdbtOO8/BhI/H6AQvQ/zt0gmhFHW Apb0w9Do8xwJZhELqNVVsv+p0BCquqWFo5/ktFp6Pwjn7k/zPdXHya9iULbxXykHE9/4 UxNvxaGnDWb5pnlBhZZ1K/7nP+A5n69t9RSxbEkFwiq74kPlKTpyifQS+N2940OdR9YX V/UUvFXZymH0Sp7f0rD0eDoLISTCnVGuK4YfbO8AogfmnhP1Z3OkGfYmaerc2IuxEXTu KocsdH/eJNO3K04REI/1ywRKeNaIBNcp3CtFbakOgZ2a87w5Kur2F+Nn5zwXFJwJxuO8 59QQ== X-Forwarded-Encrypted: i=1; AJvYcCUwhC1KY44yIOWeKNoNN92HScdgr4nDOotkIRTrsB4zUVJ9EHQNL5kOD+sqSh/o2l51JcCTHaRn/lTGTH0=@vger.kernel.org X-Gm-Message-State: AOJu0YwM7rx2ZfJx5U8CfMV5vumQahQGGKIl2i1PUoSzpHHLEBwZ8Fj2 pUczPvc111UnhSTureVwZ6OHkKdPtTf2xhZcLbh0E6Tu+uKDl6dU/mgk X-Gm-Gg: AY/fxX4WcvQ9CMk9DC/n+kWn6X8j2kGv5h7ZHUou0JPFTspSa1m/GQa44HHpz/2tLco GCK1jnhgg4KBbBWGjZ1eJu+DL6V3uTYsrSEEGcn8N6YhatZsxhDEwMK3tj+26ELCh6PlVcX2aAB iibhzN6q0z19OZXxcyVh89XpF+LO3YsJWiwzaYhR6mMU0jDkV2QnuxF5fnYA6tjBxwGkVG5KdmH d6LkMB4C8QmM1XgJzmRBOCCvwNk0xpy76W7Yg1TxO6m03QUBviuQ8l6qWcPsQbsiRYDNFuohu9j SU6e3W94dtAVOE15gkMrLCR9YUjc6ZNnstBjASLvN8i30RyWx88tARg8KHgtoPkAv0nLbRnKV/b vtjfDu2PKt/e/83UfbOEH9GrO2vkIPEKs9h9P3r1zzbnPtYensBQWJ3O63fUzeg4OSoTpnU2zFC H0MMPY95sbmKGeDs4yI0hv5S/Pm9dDmgsK5gePwiMU+ysBsBZ2E8FIv9y8ZC64Nk8jsdDbyEt9i xUZFM7zfUxz1ur7J1uw X-Google-Smtp-Source: AGHT+IGEK0N10QR4oAj0io3VQnD5uogK8uR/iZ5+SIIFhVq1zdz+RCw8lsGO8QJyBc/80GvnwskBkQ== X-Received: by 2002:a05:600c:8718:b0:45d:f83b:96aa with SMTP id 5b1f17b1804b1-47d1956eba9mr305364545e9.7.1767044262442; Mon, 29 Dec 2025 13:37:42 -0800 (PST) Received: from Lord-Beerus.station (net-5-94-28-220.cust.vodafonedsl.it. [5.94.28.220]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4324ea1b36fsm64046230f8f.5.2025.12.29.13.37.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 13:37:42 -0800 (PST) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Alexander Stein , Dario Binacchi , Yannic Moog , Primoz Fiser , Markus Niebel , Josua Mayer , Francesco Dolcini , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 3/3] arm64: dts: imx95-var-dart: Add support for Variscite Sonata board Date: Mon, 29 Dec 2025 22:37:17 +0100 Message-ID: <20251229213726.79374-4-stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251229213726.79374-1-stefano.r@variscite.com> References: <20251229213726.79374-1-stefano.r@variscite.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Add device tree support for the Variscite Sonata carrier board with the DART-MX95 system on module. The Sonata board includes - uSD Card support - USB ports and OTG - Additional Gigabit Ethernet interface - 10Gb Ethernet SFP+ connector - Uart interfaces - OV5640 Camera support - GPIO Expanders - RTC module - TPM module - PCIE support Link: https://variscite.com/carrier-boards/sonata-board/ Signed-off-by: Stefano Radaelli --- v2: - Add SFP cage node for enetc_port2 following sff,sfp.yaml binding arch/arm64/boot/dts/freescale/Makefile | 1 + .../dts/freescale/imx95-var-dart-sonata.dts | 595 ++++++++++++++++++ 2 files changed, 596 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-var-dart-sonata.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index f30d3fd724d0..411f86013ec6 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -404,6 +404,7 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-evk.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-evk-sof.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-toradex-smarc-dev.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-tqma9596sa-mb-smarc-2.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx95-var-dart-sonata.dtb =20 imx95-15x15-evk-pcie0-ep-dtbs =3D imx95-15x15-evk.dtb imx-pcie0-ep.dtbo dtb-$(CONFIG_ARCH_MXC) +=3D imx95-15x15-evk-pcie0-ep.dtb diff --git a/arch/arm64/boot/dts/freescale/imx95-var-dart-sonata.dts b/arch= /arm64/boot/dts/freescale/imx95-var-dart-sonata.dts new file mode 100644 index 000000000000..540af642abad --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-var-dart-sonata.dts @@ -0,0 +1,595 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Variscite Sonata carrier board for DART-MX95 + * + * Link: https://variscite.com/carrier-boards/sonata-board/ + * + * Copyright (C) 2025 Variscite Ltd. - https://www.variscite.com/ + * + */ + +#include "imx95-var-dart.dtsi" + +/ { + model =3D "Variscite DART-MX95 on Sonata-Board"; + compatible =3D "variscite,var-dart-mx95-sonata", + "variscite,var-dart-mx95", + "fsl,imx95"; + + aliases { + mmc0 =3D &usdhc1; + mmc1 =3D &usdhc2; + serial0 =3D &lpuart1; + ethernet0 =3D &enetc_port0; + ethernet1 =3D &enetc_port1; + ethernet2 =3D &enetc_port2; + }; + + chosen { + stdout-path =3D &lpuart1; + }; + + typec_con: connector { + compatible =3D "usb-c-connector"; + data-role =3D "dual"; + label =3D "USB-C"; + op-sink-microwatt =3D <0>; + power-role =3D "dual"; + self-powered; + sink-pdos =3D ; + source-pdos =3D ; + try-power-role =3D "sink"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + typec_con_hs: endpoint { + remote-endpoint =3D <&usb3_data_hs>; + }; + }; + + port@1 { + reg =3D <1>; + typec_con_ss: endpoint { + remote-endpoint =3D <&usb3_data_ss>; + }; + }; + }; + }; + + clk_osc_can0: clock-osc-40m { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <40000000>; + }; + + gpio-leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_gpio_leds>; + + led-heartbeat { + label =3D "Heartbeat"; + gpios =3D <&gpio3 27 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + + button-back { + label =3D "Back"; + linux,code =3D ; + gpios =3D <&pca6408_1 7 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + + button-up { + label =3D "Up"; + linux,code =3D ; + gpios =3D <&pca6408_1 5 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + + button-home { + label =3D "Home"; + linux,code =3D ; + gpios =3D <&pca6408_1 4 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + + button-down { + label =3D "Down"; + linux,code =3D ; + gpios =3D <&pca6408_1 6 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + }; + + reg_usdhc2_vmmc: regulator-vmmc-usdhc2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + regulator-name =3D "VDD_SD2_3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio3 7 GPIO_ACTIVE_HIGH>; + off-on-delay-us =3D <12000>; + enable-active-high; + }; + + reg_phy1_supply: regulator-phy1 { + compatible =3D "regulator-fixed"; + regulator-name =3D "SUPPLY_PHY1"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&pca6408_2 0 GPIO_ACTIVE_LOW>; + startup-delay-us =3D <10000>; + enable-active-high; + regulator-always-on; + }; + + sfp0: sfp { + compatible =3D "sff,sfp"; + i2c-bus =3D <&lpi2c3>; + los-gpios =3D <&pca9534 1 GPIO_ACTIVE_HIGH>; + maximum-power-milliwatt =3D <2000>; + }; +}; + +&enetc_port1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_enetc1>; + phy-handle =3D <ðphy1>; + /* + * The required RGMII TX and RX 2ns delays are implemented directly + * in hardware via passive delay elements on the SOM PCB. + * No delay configuration is needed in software via PHY driver. + */ + phy-mode =3D "rgmii"; + status =3D "okay"; +}; + +&enetc_port2 { + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp0>; + status =3D "okay"; + + fixed-link { + speed =3D <10000>; + full-duplex; + }; +}; + +&flexcan1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_flexcan1>; + status =3D "okay"; +}; + +&lpi2c3 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default", "gpio", "sleep"; + pinctrl-0 =3D <&pinctrl_lpi2c3>; + pinctrl-1 =3D <&pinctrl_lpi2c3_gpio>; + pinctrl-2 =3D <&pinctrl_lpi2c3_gpio>; + scl-gpios =3D <&gpio2 28 GPIO_ACTIVE_HIGH>; + sda-gpios =3D <&gpio2 29 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + /* DS1337 RTC module */ + rtc@68 { + compatible =3D "dallas,ds1337"; + reg =3D <0x68>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_rtc>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <12 IRQ_TYPE_EDGE_FALLING>; + wakeup-source; + }; + + /* Capacitive touch controller */ + ft5x06_ts: ft5x06_ts@38 { + compatible =3D "edt,edt-ft5206"; + reg =3D <0x38>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_captouch>; + reset-gpios =3D <&pca6408_2 4 GPIO_ACTIVE_LOW>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <13 IRQ_TYPE_EDGE_FALLING>; + touchscreen-size-x =3D <800>; + touchscreen-size-y =3D <480>; + touchscreen-inverted-x; + touchscreen-inverted-y; + wakeup-source; + }; + + pca9534: gpio@22 { + compatible =3D "nxp,pca9534"; + reg =3D <0x22>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <17 IRQ_TYPE_LEVEL_LOW>; + + pcie2-sel-hog { + gpio-hog; + gpios =3D <6 GPIO_ACTIVE_HIGH>; + output-low; + line-name =3D "pcie-clk-sw"; + }; + + sfp-sel-hog { + gpio-hog; + gpios =3D <5 GPIO_ACTIVE_HIGH>; + output-high; + line-name =3D "sfp-sw"; + }; + }; + + typec@3d { + compatible =3D "nxp,ptn5150"; + reg =3D <0x3d>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ptn5150>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <14 IRQ_TYPE_LEVEL_HIGH>; + + port { + typec_dr_sw: endpoint { + remote-endpoint =3D <&usb3_drd_sw>; + }; + }; + }; +}; + +&lpi2c4 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pinctrl_lpi2c4>; + pinctrl-1 =3D <&pinctrl_lpi2c4>; + status =3D "okay"; +}; + +&lpi2c8 { + pca6408_1: gpio@20 { + compatible =3D "nxp,pcal6408"; + reg =3D <0x20>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <17 IRQ_TYPE_LEVEL_LOW>; + }; + + pca6408_2: gpio@21 { + compatible =3D "nxp,pcal6408"; + reg =3D <0x21>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <17 IRQ_TYPE_LEVEL_LOW>; + }; + + st33ktpm2xi2c: tpm@2e { + compatible =3D "st,st33ktpm2xi2c", "tcg,tpm-tis-i2c"; + reg =3D <0x2e>; + }; +}; + +&lpspi7 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_lpspi7>; + cs-gpios =3D <&gpio2 4 GPIO_ACTIVE_LOW>; + status =3D "okay"; + + /* Resistive touch controller */ + ads7846@0 { + compatible =3D "ti,ads7846"; + reg =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_restouch>; + interrupt-parent =3D <&gpio2>; + interrupts =3D <24 IRQ_TYPE_EDGE_FALLING>; + pendown-gpio =3D <&gpio2 24 GPIO_ACTIVE_LOW>; + spi-max-frequency =3D <1500000>; + ti,x-min =3D /bits/ 16 <125>; + ti,x-max =3D /bits/ 16 <4008>; + ti,y-min =3D /bits/ 16 <282>; + ti,y-max =3D /bits/ 16 <3864>; + ti,x-plate-ohms =3D /bits/ 16 <180>; + ti,pressure-max =3D /bits/ 16 <255>; + ti,debounce-max =3D /bits/ 16 <10>; + ti,debounce-tol =3D /bits/ 16 <3>; + ti,debounce-rep =3D /bits/ 16 <1>; + ti,settle-delay-usec =3D /bits/ 16 <150>; + ti,keep-vref-on; + wakeup-source; + }; +}; + +/* Console */ +&lpuart1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart1>; + status =3D "okay"; +}; + +/* Header (J12.4, J12.6) */ +&lpuart8 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart8>; + status =3D "okay"; +}; + +&netc_emdio { + + ethphy1: ethernet-phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <1>; + reset-gpios =3D <&pca6408_2 0 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <10000>; + reset-deassert-us =3D <100000>; + + leds { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@0 { + reg =3D <0>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + + led@1 { + reg =3D <1>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + }; + }; +}; + +&pcie0 { + reset-gpio =3D <&pca6408_2 3 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&pcie1 { + reset-gpio =3D <&pca6408_2 2 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&scmi_iomuxc { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_hog>; + + pinctrl_hog: hoggrp { + fsl,pins =3D < + /* GPIO Expanders shared IRQ */ + IMX95_PAD_GPIO_IO37__GPIO5_IO_BIT17 0x31e + >; + }; + + pinctrl_captouch: captouchgrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO33__GPIO5_IO_BIT13 0x31e + >; + }; + + pinctrl_enetc1: enetc1grp { + fsl,pins =3D < + IMX95_PAD_ENET2_TXC__NETCMIX_TOP_ETH1_RGMII_TX_CLK 0x57e + IMX95_PAD_ENET2_TX_CTL__NETCMIX_TOP_ETH1_RGMII_TX_CTL 0x57e + IMX95_PAD_ENET2_TD3__NETCMIX_TOP_ETH1_RGMII_TD3 0x57e + IMX95_PAD_ENET2_TD2__NETCMIX_TOP_ETH1_RGMII_TD2 0x57e + IMX95_PAD_ENET2_TD1__NETCMIX_TOP_ETH1_RGMII_TD1 0x57e + IMX95_PAD_ENET2_TD0__NETCMIX_TOP_ETH1_RGMII_TD0 0x57e + IMX95_PAD_ENET2_RXC__NETCMIX_TOP_ETH1_RGMII_RX_CLK 0x57e + IMX95_PAD_ENET2_RX_CTL__NETCMIX_TOP_ETH1_RGMII_RX_CTL 0x57e + IMX95_PAD_ENET2_RD0__NETCMIX_TOP_ETH1_RGMII_RD0 0x57e + IMX95_PAD_ENET2_RD1__NETCMIX_TOP_ETH1_RGMII_RD1 0x57e + IMX95_PAD_ENET2_RD2__NETCMIX_TOP_ETH1_RGMII_RD2 0x57e + IMX95_PAD_ENET2_RD3__NETCMIX_TOP_ETH1_RGMII_RD3 0x37e /* Enable pull-= up to strap MXL86110 MDIO address */ + >; + }; + + pinctrl_flexcan1: flexcan1grp { + fsl,pins =3D < + IMX95_PAD_PDM_CLK__AONMIX_TOP_CAN1_TX 0x39e + IMX95_PAD_PDM_BIT_STREAM0__AONMIX_TOP_CAN1_RX 0x39e + >; + }; + + pinctrl_gpio_leds: ledgrp { + fsl,pins =3D < + IMX95_PAD_CCM_CLKO2__GPIO3_IO_BIT27 0x31e + >; + }; + + pinctrl_lpi2c3: lpi2c3grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO28__LPI2C3_SDA 0x40000b9e + IMX95_PAD_GPIO_IO29__LPI2C3_SCL 0x40000b9e + >; + }; + + pinctrl_lpi2c3_gpio: lpi2c3gpiogrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO28__GPIO2_IO_BIT28 0x31e + IMX95_PAD_GPIO_IO29__GPIO2_IO_BIT29 0x31e + >; + }; + + pinctrl_lpi2c4: lpi2c4grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO30__LPI2C4_SDA 0x40000b9e + IMX95_PAD_GPIO_IO31__LPI2C4_SCL 0x40000b9e + >; + }; + + pinctrl_lpspi7: lpspi7grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO04__GPIO2_IO_BIT4 0x3fe /* j16.4 ADS7846 */ + IMX95_PAD_UART2_TXD__AONMIX_TOP_GPIO1_IO_BIT7 0x3fe /* j14.4 MCP2518= FDT */ + IMX95_PAD_XSPI1_DATA4__GPIO5_IO_BIT4 0x3fe /* j25.2 spidev */ + IMX95_PAD_GPIO_IO05__LPSPI7_SIN 0x3fe + IMX95_PAD_GPIO_IO06__LPSPI7_SOUT 0x3fe + IMX95_PAD_GPIO_IO07__LPSPI7_SCK 0x3fe + >; + }; + + pinctrl_ptn5150: ptn5150grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO34__GPIO5_IO_BIT14 0x31e + >; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + fsl,pins =3D < + IMX95_PAD_SD2_RESET_B__GPIO3_IO_BIT7 0x31e + >; + }; + + pinctrl_restouch: restouchgrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO24__GPIO2_IO_BIT24 0x31e + >; + }; + + pinctrl_rtc: rtcgrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO32__GPIO5_IO_BIT12 0x31e + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + IMX95_PAD_UART1_RXD__AONMIX_TOP_LPUART1_RX 0x31e + IMX95_PAD_UART1_TXD__AONMIX_TOP_LPUART1_TX 0x31e + >; + }; + + pinctrl_uart8: uart8grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO13__LPUART8_RX 0x31e + IMX95_PAD_GPIO_IO12__LPUART8_TX 0x31e + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + IMX95_PAD_SD2_CD_B__GPIO3_IO_BIT0 0x31e + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + IMX95_PAD_SD2_CLK__USDHC2_CLK 0x158e + IMX95_PAD_SD2_CMD__USDHC2_CMD 0x138e + IMX95_PAD_SD2_DATA0__USDHC2_DATA0 0x138e + IMX95_PAD_SD2_DATA1__USDHC2_DATA1 0x138e + IMX95_PAD_SD2_DATA2__USDHC2_DATA2 0x138e + IMX95_PAD_SD2_DATA3__USDHC2_DATA3 0x138e + IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + IMX95_PAD_SD2_CLK__USDHC2_CLK 0x158e + IMX95_PAD_SD2_CMD__USDHC2_CMD 0x138e + IMX95_PAD_SD2_DATA0__USDHC2_DATA0 0x138e + IMX95_PAD_SD2_DATA1__USDHC2_DATA1 0x138e + IMX95_PAD_SD2_DATA2__USDHC2_DATA2 0x138e + IMX95_PAD_SD2_DATA3__USDHC2_DATA3 0x138e + IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + IMX95_PAD_SD2_CLK__USDHC2_CLK 0x15fe + IMX95_PAD_SD2_CMD__USDHC2_CMD 0x13fe + IMX95_PAD_SD2_DATA0__USDHC2_DATA0 0x13fe + IMX95_PAD_SD2_DATA1__USDHC2_DATA1 0x13fe + IMX95_PAD_SD2_DATA2__USDHC2_DATA2 0x13fe + IMX95_PAD_SD2_DATA3__USDHC2_DATA3 0x13fe + IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; +}; + +&usb2 { + dr_mode =3D "host"; + adp-disable; + hnp-disable; + srp-disable; + disable-over-current; + status =3D "okay"; +}; + +&usb3 { + status =3D "okay"; +}; + +&usb3_dwc3 { + dr_mode =3D "otg"; + hnp-disable; + srp-disable; + adp-disable; + usb-role-switch; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; + status =3D "okay"; + + port { + usb3_drd_sw: endpoint { + remote-endpoint =3D <&typec_dr_sw>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + usb3_data_hs: endpoint { + remote-endpoint =3D <&typec_con_hs>; + }; + }; + + port@1 { + reg =3D <1>; + usb3_data_ss: endpoint { + remote-endpoint =3D <&typec_con_ss>; + }; + }; + }; +}; + +&usb3_phy { + fsl,phy-pcs-tx-deemph-3p5db-attenuation-db =3D <17>; + fsl,phy-pcs-tx-swing-full-percent =3D <100>; + fsl,phy-tx-preemp-amp-tune-microamp =3D <600>; + fsl,phy-tx-vboost-level-microvolt =3D <1156>; + status =3D "okay"; +}; + +&usdhc2 { + pinctrl-names =3D "default","state_100mhz","state_200mhz","sleep"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio3 0 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <®_usdhc2_vmmc>; + bus-width =3D <4>; + status =3D "okay"; +}; --=20 2.47.3