From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f66.google.com (mail-wm1-f66.google.com [209.85.128.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C27B233556B for ; Mon, 29 Dec 2025 18:40:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.66 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033619; cv=none; b=PZ344MJWPCJIeLK0ySVkbtKQg910hl/h3ccuWGaPKGf45zVHDrL0BYeDG8snXWbYUNpSOcuhCSkg4cc/L5Xf8L5oJlGsb+K0mVFBFMHBmWKZV/WQtKlwth+btyQbLflp2QpuPh7kFkKfibHHbel9iGC8Xg5t+L2gYrJOmzevjss= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033619; c=relaxed/simple; bh=dZfEjbKU/ouuTZTqPmjhpmJn3Qj+z3eYR6Bl3lD/xyY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nXQaD7RNubFoKb+tadGzPtKG7O6AFI4gpmbcRX45MGFuJa69qJgbJIry3XCEz/ISm+dQ4aIeJelOXn1J5HZazILmcHIbZMYPFVOZ1SXIhb8GhE/CK3BlB0z7HxibagBXAbOZz641AsYkkwSlifoYPa9mg9f3Smm/luBpsObY1G8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=IyrgbF6F; arc=none smtp.client-ip=209.85.128.66 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="IyrgbF6F" Received: by mail-wm1-f66.google.com with SMTP id 5b1f17b1804b1-477ba2c1ca2so98479005e9.2 for ; Mon, 29 Dec 2025 10:40:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033615; x=1767638415; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=11UWr6vQeMvr9imUXUNdMnB+gxpMnYAq1afoJQH8nw8=; b=IyrgbF6F0u28a5QzqGi50ibLI5sXMnrNs9w2nKZbHvTdLOMtT7fV5tB3XSXxbBin+z +F7iemGAgQcoJ9Flf47KNjfQBnI/iqSFjhlwBxAY1TytmO/7e4JOQPrNinsFzbE1kobm iwp1El2nfozKqd0uOOOIZy4E7W7vs7yG0bwPi2nR/PX0eYqAfLaqKeMcAVOr1MSg30k8 YcRIl3dZsgbyi6YROamI3AWybGB52crReQbGZAHW/Wz+ded6FK7NZnz6cmqe3OQd5D4p FxFHbwh7lCbyarJxYMPPv6EjTjI0yKAlsapfEw6F7Nul42Yk6T7qVGvrs+Mor4Cok3iG uIww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033615; x=1767638415; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=11UWr6vQeMvr9imUXUNdMnB+gxpMnYAq1afoJQH8nw8=; b=Qgn4DeaPmC7TiONOdAI+ZXK6fqtzR7b1YuxBRxJ05camuHS4cAep2ieKmBF6L7b7qb sYNkeFTRSvFqeFsHvxHU8yHeM1/IeMj7mRqZaWZ8jXjBwS3wUlW0nxwctftsbQuVp72s CiqUP+sScHJOpVrrRmeScZNz+C+u7mm/KmPwUWEhnQSjy9RypUat89UvtYEc2sfFaI3g zXvL8naZPbSa/OU0IXEW+Ds3ZNWu87iMnP6ECb+9PVdJ8fHGofaXgkfhPLQ2wnWYMXU0 5ophqijf3/+3UuekGqKujZVIX9sg6faZzfKzFMfkk1z8ZANHmfLX9bTfm61DkzS+ZV/X 7RHQ== X-Forwarded-Encrypted: i=1; AJvYcCXe+XwwgS1/+tjRO2cisFCYu92/n4Sc6xGnLPnPhQxuDGdxPdIo6GtmVG36I2Xe417Z71zEaz7BwbqQ8ac=@vger.kernel.org X-Gm-Message-State: AOJu0Yx7HtEXCj6NNpmrEkJmWvaLJ54mx3Nt+NoRGKfZ+bBrO7oauUn5 zccwMGYWzBDHvRz0Am9wcoCMcNXNlI01xXv9mUJU924Np9nvtJHjGTDAbvqX4xugwVQ= X-Gm-Gg: AY/fxX5b3ghtqUGmvQN400mWJk0i+Fq5SIPWJGYW63LLiAiOXxJDV2npfZSL7cSIX1W 3oXRUdqKqV9dN02/R5uASMjcoKJekC3NjGxYvHsuyf15o5NjhMjTqti45XNRB9XJ6ZY/w1FomwZ MMzs27ksqjoKbzHHvgJZlKkrSCXqZQxbrhUfpqUPSCTf+NEcfS9GKzDgxQP68feISNN8VHCsny6 jwo18zgziV679Sb8we2IoDKGTYF1dZgoiRwPT8nXNFDSEG9XSgVRtHAjfB6FBgzaRD1wEyl5MX8 7GIqHPnM2avzaPOJTLJGft63CScKi/87ymdTZMDRSLwsr56AXPt35s2BrztSGydlLSZuh7FYnNL iXcrnNzHADSOTdjXU1qO5Sq5xkeyrwm4xRCgzrcuCsk5HUnEqtF8+YSb2URUThzn8vim49bGavH toVfeHkVXTgyqutt9OyotIEmstUkIdu7zfLFGgGv3l/+MCkGupCTeFrUQWw6NZ1gNr+kevUFv/V rrJlmoj17MwM6O59O078yW5kIFALKcdod44x7w= X-Google-Smtp-Source: AGHT+IHLaRW54exoV7d2gj+gL+Rt0y3shCu9zPoBut21wi+sGprCRHwNncaVYYsnvBzR7kb1R2Xvfw== X-Received: by 2002:a05:600c:1f84:b0:479:3a87:2093 with SMTP id 5b1f17b1804b1-47d338a6109mr230056155e9.37.1767033615044; Mon, 29 Dec 2025 10:40:15 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:14 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v4 01/15] dt-bindings: usb: Add Microchip LAN969x support Date: Mon, 29 Dec 2025 19:37:42 +0100 Message-ID: <20251229184004.571837-2-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Microchip LAN969x has DWC3 compatible controller, though limited to 2.0(HS) speed, so document it. Signed-off-by: Robert Marko Reviewed-by: Claudiu Beznea Reviewed-by: Rob Herring (Arm) --- Changes in v2: * Fix example indentation .../bindings/usb/microchip,lan9691-dwc3.yaml | 66 +++++++++++++++++++ 1 file changed, 66 insertions(+) create mode 100644 Documentation/devicetree/bindings/usb/microchip,lan9691= -dwc3.yaml diff --git a/Documentation/devicetree/bindings/usb/microchip,lan9691-dwc3.y= aml b/Documentation/devicetree/bindings/usb/microchip,lan9691-dwc3.yaml new file mode 100644 index 000000000000..08113eac74b8 --- /dev/null +++ b/Documentation/devicetree/bindings/usb/microchip,lan9691-dwc3.yaml @@ -0,0 +1,66 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/microchip,lan9691-dwc3.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip LAN969x SuperSpeed DWC3 USB SoC controller + +maintainers: + - Robert Marko + +select: + properties: + compatible: + contains: + enum: + - microchip,lan9691-dwc3 + required: + - compatible + +properties: + compatible: + items: + - enum: + - microchip,lan9691-dwc3 + - const: snps,dwc3 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Gated USB DRD clock + - description: Controller reference clock + + clock-names: + items: + - const: bus_early + - const: ref + +unevaluatedProperties: false + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +allOf: + - $ref: snps,dwc3.yaml# + +examples: + - | + #include + + usb@300000 { + compatible =3D "microchip,lan9691-dwc3", "snps,dwc3"; + reg =3D <0x300000 0x80000>; + interrupts =3D ; + clocks =3D <&clks 12>, <&clks 11>; + clock-names =3D "bus_early", "ref"; + }; --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CD97C3358D0 for ; Mon, 29 Dec 2025 18:40:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033621; cv=none; b=FBBYbLlqyRLOjb54Wq93SQDQmhpxamGcUt1aR0tyO86BWmj/cEqQRfCpFI+Bn6GZbyNn5zJYyNVk0RGaC7or/9UqhEYH1iKi+3MQI8tLE2rIdez2QNobSK1/z/raa70fdPR6IZyRuVMg5q0g65QZQ2/feC7+MtJGCRiEjLTQza0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033621; c=relaxed/simple; bh=lnkhvIt3TrOEyzf6TQ1BG1hfakQAvNrAup7QLQoickg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=n1ZrAvitOCbMYqgKITm/KDXOS8kzDopnKYFAWKlxMFNCUFCXl6E6J3WnTMGK3VcaF8zCZjkpp4ECcIp3Y1vutuO6JJhlLE9Jmup5ldTdX/+L08mpNk9h3DyJBRVlw7NtDE2dSEgvnYdmoDx73NJvLkaA61XSvDteM66guuMOppI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=EtboB3HH; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="EtboB3HH" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-477bf34f5f5so68342015e9.0 for ; Mon, 29 Dec 2025 10:40:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033617; x=1767638417; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=akmDQhsi4smXKOu+AQ0134jZY6Y2uyR0jebUNjrF2nI=; b=EtboB3HHe08w0XqyvQc3lIhAD3Wrb3A+jSxyRDBnGZHNNGsDYTpopftjz07wgCqGTg wVeB0SBg0sYtcFqQU94CuwWFrINZ8JOPcHYxaQ6Eqrk7RF9dttwfVjkFrtKvAte42QKe r+FYs+x/gVWoMwshb1deUAAslnK41Cwlqc6VYn9NzC9sJc0HbsKoDjg1tHFyEjsIuV1E ATaaF/DfSISmFUI6qUXqycxRqvEHQLBI94pKcPYVDNRLhHS4veRqPGH7ev44aJH8hGtb 2pYEvIocOndgsPPLrTFgpsyOh5/kaYmScXGx3p7T8JaO6Sc3tDW4z8sPJigQKU51gN30 qWHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033617; x=1767638417; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=akmDQhsi4smXKOu+AQ0134jZY6Y2uyR0jebUNjrF2nI=; b=uQLbq6A2fYUwb8pk4+33J0lxmG93Knvg5ewrM1M4s8LzSvwKYPCEdI9OEORjb2PK1I iFseZVqHKs6Q4/uz3IgJSNy2ZJh9xqFSbikPPCUmWcY7jxvQixW8X1bAAvEBY5kDqsfm xjIXpEvlvj+EzyzT433ILV0lmK5t6Un72jUl9w7WNBS8L5syOkM3yqWTUsQCvQ/l4pUm +EMdXQqo21r4VX3eu9g8IZgVhDb/DOGD9+t6A2jUYwTbjrZ0kL7iwjmKBZ1QKyktN3Gs 45R+WsQClHTcEZ/sQLLb2CjrBGxRU+IIg/SfiLbR2wEuzm1vc0PNG2lUPiUby/JzoxxK lWzA== X-Forwarded-Encrypted: i=1; AJvYcCVVnR4dOfr+4Bwk1L0UHSLSy3opw7NrzOkCiV/pZlFPCw/ycOoJWQT8wx1Ef7wkwxnPviLmhHhKNVKQFBM=@vger.kernel.org X-Gm-Message-State: AOJu0YyJ2iHE6Oz3+lV36jRKRtkmSojhkgu3xVnV+U4rM6DkmoAepU28 GLuOCCNGhFehj3yRYX+yvLdlndtCNrJYxLof4OepLYi6Z47S3BonN/qJw0ukeaCjqo0= X-Gm-Gg: AY/fxX5BrvasmhEOJQgRMarYnnBMuN9a9LGJTM6eDEyTVzY5js4Tz/5L17r+uGY+BFI Qy1RskOkQozkxKf8G239G19ThpxfPhB20OlzJ6vGA9QG3HwoxRlLEih7aE/HHzHgFmM3a4BXsoF P63mgi/Y/Tcn48EvcoForAQYJEIyM+HsKa6Tif/mACgL83ejZhsX00SElrLLZLmhKWU30WL0Y65 FGNuqrV2tvMwzQHETdpBE4YvpwXq2pgfv8aoOhoPY0DDfA7VAKG9eoGyVn4YE1x1UvCsz+RVQ1f nRoeAeAfuVQWexUQGm1CSqSBt3pOR62Vq4tvzpas5H+NJ6fEsvrmm/1Z09OcRjyk4+tIqrb7DTE yostlxG8c1lzVq9X7eoNXvyTPB8cmZ7Xcj4W8Z/qb6JTiK40QJo5LjMI8F9CJdvKn3HHluWIwgC bVU34ZZ+ujgS0wEUPm/ESz2gwHNdQtpKVaOuQy0jYtv8MQgV7u0+ATzzsaF44iV2RNE3S3zgU5i FmQLRYdKPvaayG9M2fYdYsM4R/m+s6W6uTZfRk= X-Google-Smtp-Source: AGHT+IGjzQS21rGuoSBITpTDpuhXFeVyR+ePrw+9us1bVyog91e0BDAjrgenQhgGZwBix2fL5K0wjw== X-Received: by 2002:a05:600c:1d0a:b0:477:79c7:8994 with SMTP id 5b1f17b1804b1-47d1959f72amr367970555e9.30.1767033617043; Mon, 29 Dec 2025 10:40:17 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:16 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 02/15] dt-bindings: mfd: atmel,sama5d2-flexcom: add microchip,lan9691-flexcom Date: Mon, 29 Dec 2025 19:37:43 +0100 Message-ID: <20251229184004.571837-3-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add binding documentation for Microchip LAN969x. Signed-off-by: Robert Marko Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.ya= ml b/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml index c7d6cf96796c..5e5dec2f6564 100644 --- a/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml +++ b/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml @@ -20,6 +20,7 @@ properties: - const: atmel,sama5d2-flexcom - items: - enum: + - microchip,lan9691-flexcom - microchip,sam9x7-flexcom - microchip,sama7d65-flexcom - microchip,sama7g5-flexcom --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EB7FE336EF6 for ; Mon, 29 Dec 2025 18:40:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033624; cv=none; b=J3+QmfKRhI/ZQADwSAAE2yd+Hh6kGb89fsf+iW/3+G56PUmX3RRdWsOE2s2WWlRe6KV1qbn0gpyHLAl2t6sYcq73zpJzIA9nOEXMDpkF4YR8NXytEVFkNawPmV80k3chA+yqBn/mPDdlqrbqLOMpvjA780dorwZY065bn3A6o9E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033624; c=relaxed/simple; bh=GSmfufS+BjcFXAR7DhKTmRXgeyl65npdKjntCPPDfHY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XBh8CXILq9cYEjEGzYowqDaKg7Mv0IhrMWimufU8uQhNs/eRpRpmfal6uKr4tzblfqkId24W6ZyUvjrGQUmrSqHds+Y2qAiLWZSt63NcchxFTuYzr2xa2Y/7qcEQNpWCVcsayGcVOf2NH/OS9BxpCRdFZpUMYDLC2dgHq71xKj0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=JcqlzjRA; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="JcqlzjRA" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-47d1d8a49f5so44613515e9.3 for ; Mon, 29 Dec 2025 10:40:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033619; x=1767638419; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=m2FSF4N3N2MYzlByPoECc2cAz8v8tXyMKGpnQtUm3aY=; b=JcqlzjRAY7GYd7DXROYgWaELXWB9Ssktmv0mSGBMky80lcqfObTvF++Aws/cnbhLIt yMn5+n7PQsVaPG5S0nSJdGjAQv+rbOP7HgcdcPpJ397mAkKVT5uX3fyEiZz4iNDImAv1 ygQjSfkGsJtE4BH6mibkK5llo62IgL2R6umMw1dy0lu+we47jagIw6mQtfbEdcJbvIFs sj7gIiiZW5UrWkm0ZabFQQS5bX4/iAVnhv0/33iHD3qs/a9XjKvmtSqSoKgynE0Fb5bW zfOQUkXxivxUuLlwihW02aUZHmiajEMBEq4a1P099s5Ia7Jcqgyr+cJNoEthuSEHRpJw 8pYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033619; x=1767638419; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=m2FSF4N3N2MYzlByPoECc2cAz8v8tXyMKGpnQtUm3aY=; b=D8JNtZIGcGU+jNbBY9wTwz1iUBcT66ePtHZ3beartayWkmAWEiZxd2wUzMbPl60JT5 o33Ctu4MPJ2dUAqAEkLgbQnCo4RV4QWl7DomOm9PzTQ9h1Kac0K1JCyMxBBqwAjfnD0U ulOLuDkTymUtQzcqWLnoLSGkWaL9PlpiHwO9yzwl25CmIyTqinZ7ZdUxgbSqWqoMVfx8 VCiHZ8x/uGgueUahQkmocvTljh/ywn44VK8QbSw1iOJLSG6hIOsaVGp/ZE7s6CPAekJA zqvY5BSAI5rfsSMyL4o5/4OLXAdDuDwfUIwV8P/5vN0p8dtkzNgg0pxkLv1xH/3F1OPV Y5/w== X-Forwarded-Encrypted: i=1; AJvYcCVDllVrvsf8HNIbcPV7oquv+XFksmdrkIcNkec3+Ji2sPlilBnX5bWcY60XC0r2a44RWk+thEURGJSL8lc=@vger.kernel.org X-Gm-Message-State: AOJu0Yz3LKY7G6Y1VE8dohnS5epMrUxGscSluBrshwJSQlg9BQAWzUcP bWzksZFS2em4cdDAMGLDDRsFc4Dm0vFQnCKDMTFRskf7LOYGNA8EIG8W0uOr7YvEQ9o= X-Gm-Gg: AY/fxX5869ih+sKmFyftUKD6CQ2LzCu3zFjCR3xh4NqvuxcqCpAr5ha5CoctWn3FQEZ lpl2KpFo/52OwsyFVs7SYMxuJ/oD/ENYaFexyV7eNVSFPqGByMSYkqXIN9YXq9y5muuPKc0pKSu 46HIqml808054gZ+HGcMoZpKb1ksUSQ/PTvlvc4OSPNcDIswKW3Udu6bq6zl2mn3ieBwS4MPbTU mGCgcHkSlIAX1HStu9TO7/j3KJ+yoTbrx4SgpQy5XRvLiPGaMSPvga8wJFBmqzK2KYFIg1tUUNt E972GXjmbsopLRRxvgW+eZRPieCsmhwQE9gyyPX6FPRqfN45N9MKrhQBXObkm4V5KtVgPClNzBZ M7WmdB6LkmY31h/PmWmZlCZ9HinlYyu6e1OVecAnnzHPkS1EDchEdawAu22jCvMAr37wonhkvqE viQSyTPVX++P8cmOC6mvSPg5y2ZckcFro3lbzB1pwcCPuyAGbKayuWiXMZJF4J24Lb8V3YA4//q //szGQd0aGLt3tpplT/zgru8WiS X-Google-Smtp-Source: AGHT+IGouKdEkhppybsCuf/IfO2U2/Dz9wh0+2E3/5N4x/PhA0Nd7PQ1c14nBgJEnbaurS5x35/GCw== X-Received: by 2002:a05:600c:4e90:b0:46e:4e6d:79f4 with SMTP id 5b1f17b1804b1-47d19557183mr403585065e9.15.1767033618979; Mon, 29 Dec 2025 10:40:18 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:18 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 03/15] dt-bindings: serial: atmel,at91-usart: add microchip,lan9691-usart Date: Mon, 29 Dec 2025 19:37:44 +0100 Message-ID: <20251229184004.571837-4-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x USART compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml= b/Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml index 087a8926f8b4..375cd50bc5cc 100644 --- a/Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml +++ b/Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml @@ -24,6 +24,7 @@ properties: - const: atmel,at91sam9260-usart - items: - enum: + - microchip,lan9691-usart - microchip,sam9x60-usart - microchip,sam9x7-usart - microchip,sama7d65-usart --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E59C7337BB8 for ; Mon, 29 Dec 2025 18:40:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033626; cv=none; b=Kb/FXCk8uKAaNASXYxbzzPb1RL9aDZDOb/dCBF16ndeXdAq4bJnVBupGX8Zss+g4PLY8Ts3mzmghZmxiN9237yQXrsxgHbVcv0BDBmzjY7XHdKh3mfMT5t9U7R4Y9eSnk4ZmbxupLYA0DvJp6q86tmd3GEZsBFG+H8LbEbJBy/U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033626; c=relaxed/simple; bh=HaP35Mv3tJhzA+ZM5JG9j+YNJFp/ZeK++35o7px2hP4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ji3/chrjouY8DO7FJzMHOXWsijH1WBMQam/7uni1wvFKU/b2F2KkENmj2a6+PInN1HDY4DJyLYg5AKdCfKGhS7StTXmnbZLJt/DiZwHZs+8jQNh6bU0aAIjsaAqhwVk12p5NNJtu6NtIYHhOfJhgucW3PjsFtoIZAsaPNUpdIPs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=rAN65fHm; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="rAN65fHm" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-47774d3536dso74514175e9.0 for ; Mon, 29 Dec 2025 10:40:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033621; x=1767638421; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=PTgt2hO049DGrJM4Ny2YlS3thIKNeyR96EH9617zL0Q=; b=rAN65fHmKfnf747fiu0xJKX4ZKtSEl85xWTiGHh2yK9PtFAx5rmx7at2Nv7gLO78W7 OV4InTTTyHBGYPT8exXPdlhA73vU6K8k8ehNW80AtuAZWhI1VAHB2A7XIaQS3VOebVD2 eCKbab9bNCQbsVlYjDiH24VxJtGk0lSD/m1iujnc9X/vX1z/w9yiMNpiMYIk3+hGuAe5 mnxWz9YKwF1WWCodx3w4jMIzYRIE6ONts/UGsLU/+TlbLQ83X6Q0V6T5aQaK1rXQ71ca AaChK8GuJubAbAwuq9xpkAeyY2reuKT9cDw01CTLf0Zdt3g7cZNoTPXe+4pbanqELASx ba3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033621; x=1767638421; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=PTgt2hO049DGrJM4Ny2YlS3thIKNeyR96EH9617zL0Q=; b=qF+cyLVyaR204/exEd+QlF1pnWuWMpBZjTyssudzKJIR7p9aC1rvFbNs0CqvEooFPh jkrw4fnj9qYDxu8E1eA1Fgvs9Hlfh9hlheH1oF35u13TrJNZZ82k3XpkjdnZiV9jKDOi rBJ2La6dVKkWVkYK9awtRik1mx0woH9S8GGE1A96i8KvvWuTpi7BpQ1vLn02fTdgHMHJ 2lR8+j7YLk2OIK5kOU2eWFbwnwj/pPLA5/0QrkuzMbO3k+IOyZ2Y7Xf9na5+9/gpN5dT lMxm4UI8XKPrvTA7jHquux3JkPSW7G9TBulrn6aKto0dsXeWGlybgNIPKY8lUxpfN0rE kWPg== X-Forwarded-Encrypted: i=1; AJvYcCXvl3m/hK3cCOE0Wgs7XSGEIUnNmPXQfSSrngqrOG5WAJHKeWOqiMlldHliDF8nvVQw4Dp0G049/ToI/18=@vger.kernel.org X-Gm-Message-State: AOJu0YzYrABf/AAVatUYCCo6TRqJ1NbJnDfXHBkRJ/AcMcny6vnP2VuI /ZajxEYxT8nIq5lbEFOVsOj5h+3ofC8qBoitOHI66BBbFD1cUzC2O7qp9LrRUzaT88Y= X-Gm-Gg: AY/fxX6n/UYCUytukACP8Ch0NRHLtMOZMPznO3XRTxAfxnN34eZdrsgwFENcZZlkuO2 yZ/TqCdGInLe2h9c0XCjDSW6BfvzLM6M8y3PIBt3VvZjLyAd8/S99IRh5im3WAdHvH8hS0uCZzd Ks9tjVlmmfjQwu9m+TX+e4ZGJ7WfI/UKkGV0qZn7KNCsuWwOR/YzEw2C0BwPiD45CKN879kqhVc +9ufcZjce7z3sG8XfvpRtvkMVl9w/Kj8iMHbNw2UnkIzYgzjd3rNhhmy3jIA/WMzJiLj6lWcCot /PapxIatH0Qb9OcINbpilEQGMY99vIzF3DEchL2w77vQudUcwAJvNnaGKNx7U20dFWfucVlt3SX 4dkBbI5QUaS1QnYsBZJiYXX9l+A1K0GdIla8O3xH2E7jQ1C+lIqMcttx61J2di+H/F6Vq8EFvbW S/ujuDjW9h+aAQh/HB+S513CSYwZ+6l4i6mq2wBtkp50RE/MzRPKg3ZU19FlQU7Djt5nKKOxlUJ 4ikD+53oofhlTkP1v0pMSTNqp8y X-Google-Smtp-Source: AGHT+IHraG/JyQO9QwP0oXSI7eMgGvD7CgkRfD8/mVOlJdqCEGZOX7/g3w8MfUOgGbFTAvRzzainqw== X-Received: by 2002:a05:600c:c493:b0:45d:5c71:769d with SMTP id 5b1f17b1804b1-47d18ba7befmr332757985e9.8.1767033620871; Mon, 29 Dec 2025 10:40:20 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:20 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 04/15] dt-bindings: spi: at91: add microchip,lan9691-spi Date: Mon, 29 Dec 2025 19:37:45 +0100 Message-ID: <20251229184004.571837-5-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x SPI compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yam= l b/Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yaml index 11885d0cc209..a8539b68a2f3 100644 --- a/Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yaml +++ b/Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yaml @@ -19,6 +19,7 @@ properties: - const: atmel,at91rm9200-spi - items: - enum: + - microchip,lan9691-spi - microchip,sam9x60-spi - microchip,sam9x7-spi - microchip,sama7d65-spi --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C66923385B3 for ; Mon, 29 Dec 2025 18:40:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033627; cv=none; b=EWpmojxwm1DqATh6fKDXv0Fwd0d7Jf9ZFvqaPnUXvqQmNv5u9vJcJpG/lvQztzZmCAkV20gUyuN4JlrdK9Ep/rDoUJ8QuWx2e9X3Mm2w9rsrI8D5tfhPfiZtrgE0akfUrvTgXSR2OTepWMJ/H5+FFzKYtUgLxK8gyWdKXYQri2E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033627; c=relaxed/simple; bh=Y4t8u2qiojJWvI6jSs6aku7/F91jF6sH7EKzFpxgIB4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=OOB+NbieOS1EXpIoyj8SrmjQ2T/jaPhyaTLUQMDfZX91XQN7jMeyk217kjYjn1sjqmE3IldyEHGRpnYclTMUH55h7jvw8bFMgbXXRkXzfxgPvglDpspIZ5tyobkYCr2WtzcLOd1cJQvzyoedV9dCmCBJVEhoFItlVR6pIdN1Ag8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=DTGNbyn1; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="DTGNbyn1" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-47774d3536dso74514505e9.0 for ; Mon, 29 Dec 2025 10:40:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033623; x=1767638423; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=oSHOwUHbn+hH9B++ik+7Uc56KzBi+PoNlqJWxebInus=; b=DTGNbyn1RSBQrO0sxPeaM9ygJowJFoE/5rjCT21ixYEfmXuifBUDxBFEdbW710F9r7 BzGQ0ds/Z99A+mHYr9XZSfY1ZqWHUgMzKIKU42UbJHATo25po45+0UrhGJrNOdvu+FnN zHyjWWkiPuJl4Zb15uDtY7Nb9KIuYtpsGspxS9NbgSXVoWgTKBsb/jNYe31Ezz30gGsi I6pb/O4Q6dGSnlbH6PsJJhy1rYr8KKVRjxy/T3M3BSyE9xpciJlHvWpQI353EV+Dzisk YHPNIBv5qfw8Bx18a9eXJf79fy5nyXJyYv+zmS3RcfsH+ZVIgaAexO6xlnIVT2cEXaM2 rBLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033623; x=1767638423; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=oSHOwUHbn+hH9B++ik+7Uc56KzBi+PoNlqJWxebInus=; b=cPCT5/hO0PyZP7Xau2IJmR9VGDfNakEvhoZlVO1uZQvwLk3nKWOfQsLwqe8EZRCA0g lxwjt3pK3Nkr7CIpp4iX/GGKecNQ6Ok7M4QFz2fxPtjrC3fmQpV9W1AK6xKMlNJvw8Co vIwxkG4f5WXNkpdu+zPfoKu05O8VUgnS+rpYJs+EHGro6locrg8Zc3sWY3fFMKRp9R5c OnvKtzXmiBXm8XzO6nld9eXK6TuEIYRqJ7aPU9Q3F8f8IgS/GSD9Tib3KZQdXqVBrfCn fwvX2mbKp4tgpQOzETXQbpVDPhAtak5fBWvChBsawT4peXJl0sGuYNeoVD0xL8qELod8 rkSQ== X-Forwarded-Encrypted: i=1; AJvYcCUXWsvsu2Iy+bWXgunb+oYlprmWBTEuUYRlMy7QAxIolzVIe4ubP9Ml4CsFdDu/vNKVdXttOtGPF9C1fAo=@vger.kernel.org X-Gm-Message-State: AOJu0YweqzGo9jdOmVNoXlHP0NGPX1wdZKaqPdZJzaoQWyxyn/oGy+e+ 27F3gbdqfpSrJ9/ugKy/XVSfiQbHp11ihelNWpmL9x5ZOg/Ocvp2wBYZm6Bw1kQlFKg= X-Gm-Gg: AY/fxX6NhAI804ogYF5jXFKZdNBAK1o8cgbFVRn2m1vD9YVsafyQZVYLYJI7ve3jWi5 1THt9Yljasppm/kUl5EnWdptIlsYjhK0TtQkIdyAP/Uk/7GS0e2yQ5pTSNNCQkgDoXJ/CajN9eE AQ4bkYggNl6AvEXiuPw7cSnQWPtudsKsc9fSasxxhXGaLbKUZYVx0rDhzy0Yjn3S/QgFDTOFe7p jZCxPXj6g9T8dvceca5dEhUNMw3fEWHmkjo8W2Tdie1AfamUDfA2oMDPqa4l+BqOsC6O2kE5G5H u/5IyqXR5Quvi90zdkTIhF099FC1O3a1eg28HvRlRwh7l9oDLvrQ0rQgZ9PvLuoEURav1RAX1NG Mp+P+iDvKIqUi0uMdYOn2/htZvE/rM7AHxY6y4uW6U9d8icmYTgim9je8QZ7Iqnl33JGouxylCJ fmM6lv4HLS6FtRrBpSb+M6ZKFTFJ9hQIsa07g51YOF6NOTZURu5STFMlx30/68PlIpLcGLKbU9W 6MuIxzAr2bS6U/2dADX+qWRHLhnvUXDVwl580U= X-Google-Smtp-Source: AGHT+IFdXHJQRkzLbrbudz/rrSLgg0wPVHDz1vodIiRpC++haL2go1AcyrpRC3xryHs5U31bxn6MLw== X-Received: by 2002:a05:600c:6749:b0:471:665:e688 with SMTP id 5b1f17b1804b1-47d18be89d5mr452022195e9.17.1767033622859; Mon, 29 Dec 2025 10:40:22 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:22 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 05/15] dt-bindings: i2c: atmel,at91sam: add microchip,lan9691-i2c Date: Mon, 29 Dec 2025 19:37:46 +0100 Message-ID: <20251229184004.571837-6-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x I2C compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley Acked-by: Andi Shyti --- Changes in v4: * Pick Acked-by from Andi Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml b= /Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml index e61cdb5b16ef..c83674c3183b 100644 --- a/Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml +++ b/Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml @@ -26,6 +26,7 @@ properties: - microchip,sam9x60-i2c - items: - enum: + - microchip,lan9691-i2c - microchip,sama7d65-i2c - microchip,sama7g5-i2c - microchip,sam9x7-i2c --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A799A3396F1 for ; Mon, 29 Dec 2025 18:40:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033630; cv=none; b=Q6SCAMNGtNM6sxoK8woAhzIiIk3E7FWKVAX2BcvVDLvj1dkL47vAdcHL/PAoWMFBLqUBO1pSHm3DdSgH2xKGcJjoQyc2Ds+RczhigJdQzROw/cWAGTkBObAaEeqsxQijgYuf6NLiiG1w/KQ/A0gozCsWKtteN2MJxcbYF51DxO4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033630; c=relaxed/simple; bh=FesjP41xiT0Kda2nCLhQhKtJNrqGgysPl3yJ23vj64A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=q48LgTmlU1ZGU67mH+k3ID7En0lBDxhffW70k3dB55frQuzdtPw/b3h0+j/1dHKPWKLT1W7vyDtPK3iJ4cTLx0gnlcE+PSEKZKturifpcrgoL8EdutBYv7r7VQpko+9i8ihkYEikVSvgTWQpu4SF8hkGkzqJYV6hOcamJhSFXZI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=LxExKaDF; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="LxExKaDF" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-477770019e4so78728805e9.3 for ; Mon, 29 Dec 2025 10:40:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033625; x=1767638425; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ClyoGQdLbQ+NSakHU5SbIxGsiXAmeIUAvdUGZfMfHas=; b=LxExKaDFv6uraKbr+yups4L5dBCWndQ+BVeBeBthUnl/mH1kB4Ls9qNN/M3IYMPAeB 7kliaa7Cr3EJ8W5qDWd9PWb+ZEaXk+HiIoJyIECYHKmRu34OFvZx/eQumReZG/4jfPVs ciQ8mZnqyCEXea8WhUxwJAkOL6ARc1YKP3d+MpkUSl8kuAd7McX033YEB5aETP95086G Smo1X2VH+HzwgbCOwr0Wqkyd2ETC2NVtxkCG7MV+59lO6D5d4cIjBoaYzPcHP1mfv2rL QRf6Wt9KFjJRrMVVPHbUmfwIZMAmyrBtexsip9mnS0FU/TNf8Mzcx4Zc67iLbTlJLTqE oS9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033625; x=1767638425; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ClyoGQdLbQ+NSakHU5SbIxGsiXAmeIUAvdUGZfMfHas=; b=MbUA9ZUlWx16fLt+zVOdz7W3s9Ucg39VvDvz92eI3pwwfutHBeZtwyZFjfYLnZi2ir TT/LuD0a1P47WXjyE4Hc9HvC7wZKIvhn6xGgP3HK3yrhB8zWlX5VLAil+y3qw5otKsGl MGJ5bqWPvIJdooKye2fZpDCMK4svdryespJGLKFGOrePmarquCRABeMv8ZcyszKFLv01 8z1peUy4zi2V9DsaNp5ziw+IZAf1/8QPLLIcuY9thorUvO+7pGrdifh12UqvRGv8b+AB ZTbpClpnlKua9nVQVsA5ijJmgm9aheriq9Sjkv5ndQQU0VjxI9o60qmyJgN3ijb7cieJ /BuQ== X-Forwarded-Encrypted: i=1; AJvYcCVs4jhqIZKynQlQHr3q7U5RQGo2F5LogcQgQsCeOEVMFTqiL7GWCT/5nOmM67rFdWw7+FF12UABZg2j8Cw=@vger.kernel.org X-Gm-Message-State: AOJu0YwJ7u0y7asKiSsxkVanFI3F2DhuOYr6lJ3wlDR+iODPyHXjfR/S LrWhmdXhCr9Wsj8QaeEASjVktbpNA91mGyASoMpa7v4fnHnvuSVnhWO1H6+5dooG03Y= X-Gm-Gg: AY/fxX7jLejDqqBxm8c0+Mln8U2MtbOWQgXJpVBOEFPZg0e6qwsf65Cqm+SgfanCXR3 /C8SucEy+oNEazlxQk/6Ny8HKIS3Q2nPOTLtFYMchojxgSM7WDe5HAkIECt12EpE9rxICFpq8zj CI9RMGGG8nz5sRHTXWDg3K0MuRaC0Z+PCVUVtmZlMvQBzyKK8767mPUUh1j0qVCzlD6zbLOfsm7 zFZ8LGHMOcc2od37jk2/xcAy4Bx56HBYoJoiIVaPSCOGywLmTFZljifi1upj4op8ZGaJQOHogoe KBiJZG4XG35jUgo+CrgEm+ViRWyQZgLClL6MV7m80syEoFiP8RgbVjacPBEOXWTvLhS2Kcmi3kc YXcNx0olncvTetl+ij23GogHYY9eBPg7s06gkkdRDW/NmVMN/2OlD99zvPIDQiv1+w8bsiT3FRV JkfRskKma6+WkHaXqqbqYLN/IrLO8b4TCWcpyIGEYPig+gkS8KDWZxqXbm3CznY0+nZabrwiz62 +yEMQXElQ8lm/lIbecD26LIzredgrhqTwHEuqQ= X-Google-Smtp-Source: AGHT+IE/qB6NEHP1QqGV5PfcwRRofx95tVM5do9NhE19foMR/57boxHx8KStBk+G0GxCGRT1W9RoKA== X-Received: by 2002:a05:600c:444b:b0:477:9814:6882 with SMTP id 5b1f17b1804b1-47d1953b77fmr317021115e9.5.1767033624761; Mon, 29 Dec 2025 10:40:24 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:24 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 06/15] dt-bindings: rng: atmel,at91-trng: add microchip,lan9691-trng Date: Mon, 29 Dec 2025 19:37:47 +0100 Message-ID: <20251229184004.571837-7-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN9696X TRNG compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/rng/atmel,at91-trng.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/rng/atmel,at91-trng.yaml b/D= ocumentation/devicetree/bindings/rng/atmel,at91-trng.yaml index f78614100ea8..3628251b8c51 100644 --- a/Documentation/devicetree/bindings/rng/atmel,at91-trng.yaml +++ b/Documentation/devicetree/bindings/rng/atmel,at91-trng.yaml @@ -19,6 +19,7 @@ properties: - microchip,sam9x60-trng - items: - enum: + - microchip,lan9691-trng - microchip,sama7g5-trng - const: atmel,at91sam9g45-trng - items: --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C48333987B for ; Mon, 29 Dec 2025 18:40:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033631; cv=none; b=uQ3ydrkZr7wiGtyyd5pdsSJK5sEeBPohq2Zu9gz6SsE1SyhXh5CsXsyk8dbt/C2UtdiXAm1uDcTuqgXwlVAt7PNUlflgvbuy1SZ/h2WABifBM7GpOWrC8iDroXrKQGpcd32armTj13fSovgb4UPVDDwm3b//bVYs72hndne/K5M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033631; c=relaxed/simple; bh=zUvrtsolEdengocgVlyXQxoSJXOg4mGPqcC0PLdIbPE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=AFFZ0W28lwdkk+B4j4outJbWDIHYtdbVJXr2W/ZMyyR0D1NJpexwN3g7Llzs35fj+IjBDQxUfX76M3PGXyDhKS/zuRh6GFVACV59BU8zGbM2wgwVsAZX/mHTNx1U81FaiOjE65ViODVYXZsEDieakJdHYBPvIcrrdZX5e3b0w9Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=nrSYBFVg; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="nrSYBFVg" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-477bf34f5f5so68342885e9.0 for ; Mon, 29 Dec 2025 10:40:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033627; x=1767638427; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XldW6lxnsgyAezmPBHgoeGUpbHtzZudWE9rMzsQl4gQ=; b=nrSYBFVgIwnAefLeDPgYgl8LqPiDckGltKlnnW75XVRuK+1yY9xg3gh3tZq8mkufWc bhWiM36cUBWMUAHYQq5VxaauBN1JBIGM1CoAC8bv+EjP4ME/nR6R7Y2d1Atbm5cJQNSE YakDsZ/R1kZY+j4wBQsd5PAXPwYKwrwuFRZtmYDWxrtbnG27rLcX1oBpHJzbZkBOJeRG /O8465TNdb93NZorMxyrz+2AaTqkqW0Uztj86TFG1zFVqHK9e3/M7xA6e6pQgFYtDjDu S5XivWOem/+RsxE7b3hkn3aI+uUJz/5pGcDpvkkbhxo4xpt3Fb/AMTvy+Y9k6ba8G5Sh L9Yw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033627; x=1767638427; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XldW6lxnsgyAezmPBHgoeGUpbHtzZudWE9rMzsQl4gQ=; b=II/YEBETUdl1jnyJUk7XpeuaVAJ2XliZQR44xqfbFLjzQTC6DaOMKRbcVpmkuElUW1 VfM17UD76DGwokUfIUTf4kVDwx+6jQ6Zksnxk+siKNBR+Is+os1cBcSGet+hHh8WWtmR YStsPTG3F+KGpyjeRyu3VqZtM+5DCPVSZ5fSxYQolfrcHi6eXEcogl4MprMK+32kGEsB B4tlrnDkggrj6YlwwuOqCMcnX2X8ggdshXTbmPoGS6CxxgA2QThTxduIMDmFl+FogDPa LhS3Qa1FqUu+lmtQQmEN/cUQ8lVsFcgnHTwhBrb/N4YszJA2RvWM2JPRzKxOq5yETCcw XXZw== X-Forwarded-Encrypted: i=1; AJvYcCX1NeWgKrwKKpK8ObHp8Ed+HuYz5zxCNLCvMBI2LaoTHGN5bk/rJonaD5htids8zwwAeL+wis/f6tHhnvs=@vger.kernel.org X-Gm-Message-State: AOJu0Yzu7UluPN43enYaaWQnZD256jWN3Pi6qLd6sbK65WQCHhNqq9ug hjDL5ywy1GUMeMWcxk331h3BIh/bbs6QccoAV1Oi0GGJC8CkofqpYviHSNVgdtIqU3g= X-Gm-Gg: AY/fxX5LM/cGvIGrBC1DNcT8iEyvl8OvMVE3AUQCHVXbf+yoALmA1eWX7J4Nq/bGhiz fK+EaZxQaz+ubJRfzkHEzbRhhLrbN3i/ZBbiE8fTaDmRVnjRCRUydj6S7kUk1OGfRhIcf5RIcvc HymhG71xCEM9OZqITDpe+Mtwr8Si+ED2FnmNHHDEN88iVg4mbgBIYu1UJrUm1lLP+fw4U36i+/y aV4aUbfxmZyoPMCaVXPu4VV7kBX7curOKD+xPUIrHQC0nqGm2BvHlUAVuxzsQKVitwCz9v5HBTK Z+E9wxrsqa/X8OpSzMtfdp3nL2usVsOon3jOBxFByCUkWulLsZAKFu25rggDP+hTCtF7NML5wYi bLqEJx8RdNcQLBGH6cWNKx/ouGDvcwkbZuQ+Zs28dz4CYnHDT9DiYexdSLyzD6IP5lGWQTvoYvp Phd4zwxCRziI2e2hadQOBn7EzxrLVddmedyhwlB6XQiokFHwkjC+5f4wScfoTEo9CiSGXzXXtG7 0R2gePCzj0GM4zQ1TLJb8D/WpwL X-Google-Smtp-Source: AGHT+IHcFjQCCkIHzURsiMd4ZffbXQCjBanKlfgaAMAIAjZSkOlosZ6OaPn7ElCbfUOqooZC1IjlJA== X-Received: by 2002:a05:600d:108:20b0:477:9986:5e6b with SMTP id 5b1f17b1804b1-47d1c038664mr255230805e9.28.1767033626661; Mon, 29 Dec 2025 10:40:26 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:26 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 07/15] dt-bindings: crypto: atmel,at91sam9g46-aes: add microchip,lan9691-aes Date: Mon, 29 Dec 2025 19:37:48 +0100 Message-ID: <20251229184004.571837-8-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x AES compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- Changes in v3: * Pick Acked-by from Conor .../devicetree/bindings/crypto/atmel,at91sam9g46-aes.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-aes= .yaml b/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-aes.yaml index 19010f90198a..f3b6af6baf15 100644 --- a/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-aes.yaml +++ b/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-aes.yaml @@ -16,6 +16,7 @@ properties: - const: atmel,at91sam9g46-aes - items: - enum: + - microchip,lan9691-aes - microchip,sam9x7-aes - microchip,sama7d65-aes - const: atmel,at91sam9g46-aes --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 709A033A6EA for ; Mon, 29 Dec 2025 18:40:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033632; cv=none; b=YHZJSuTHSa1mT4IysnDbT8f2iNyis6hFmgoUwVDQfFKokjrOB0bpnXxzJYI8Dufd8xAlf5kTajiaTgImBF2x+ZgVd/80gwsL/7emQeauxokHdDlCa50tFHl0fY2pWj8msdjEBnoInXVJmqx7ZStgeR33tfZJg+iVvuGpvkHmuk0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033632; c=relaxed/simple; bh=7hKH5EzmH1tw2QTQXNXPEJl0sVHK/le/PcpUxmqe6fQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=l7p+i/+ppnJehU3eB03RTPcl4oPQonsjEK41UFb0D0EGFQU+j12lF4zbtBCvSRg9bgG0UygdtrZiUQFqPBpGPKwvZU8WkW0aOlHjuNkc+FIXBMxpFK8oM1YHQm89PKkCr38O/+XB/qg9bC0HUyJFjyNVEhxGVAFgigkDYMEmfQw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=u+C/t36R; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="u+C/t36R" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-4779cb0a33fso96172145e9.0 for ; Mon, 29 Dec 2025 10:40:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033628; x=1767638428; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MElNA+evLW3q9gh9PLqoqAuYhUoiUgxuy1qDVWGw3Ao=; b=u+C/t36RxL2h1deDF2NgdB+V/8PFIJNoVWYqFiBvqPNfeDhDg8nP4BHIkKa+gcW6Kz oZyl4BCY1ZY0UlTWbp3WqvUDh1jCR0nluG0nE8iXrs7pjzmjBbQHIbIPL+8dTif2iApy 49ONVh5e7r1p1beaG0DMCImekdmaXwxCCIx94h6Iy5ESduLUfRYjQji8QXQDkAohfmk4 FFH7obpel1rzxwvDQjHUy+5M6GtE/DPaAt1uTJE0l+zC7cPSxPsPuUtaftvHqc0L54Uw F9IFWNLp3CuSTGSt/Oey3Exa3OKO39cdnJXeJo/5uJiqKIWjp4l6/JJxmT9Pm8bsytkv 193w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033628; x=1767638428; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=MElNA+evLW3q9gh9PLqoqAuYhUoiUgxuy1qDVWGw3Ao=; b=go2DjzLjRezRRRKTQ7m0eMUSXYpKqEjhYZvVWy7T0hBFKakWUfcob8NdD4ejy7l5sE zlmS/7JXAS1zl2W752VyJ/V6/UWjMulhs0s+7a8SvDGgp3CLSe12EaTfEOB60zphqkoC m+86UwZHczZKEGxALYUFeknMd7JeGkM6+bwG5U672fxBmlgAt+nhJC/h6RWHLxC3g1WV rPt041wNgoN2C581vCcLbsfIPowJBWU3/vm8FSrb1Zosf7frzkB//QpNdT6KROyJPay7 9z8rA75bSXdXTogwAKc3BJzdw43iH5Ea4Qe0MpldJ0X7bFEP4j18n6Y5C49aIU7cxjO3 a3eg== X-Forwarded-Encrypted: i=1; AJvYcCXVbVmgTb1cawDXAqw6bqpJQ26Np8Ar5qDkYHzknsdqlHfQ18t3PAQX4f/T9U7b2hgCfdoIL2TXDU1KsGw=@vger.kernel.org X-Gm-Message-State: AOJu0Yz83o56hGhJftKojg93bBMH2afLhxxQntLo+boPGbm4neLRKD/D +16tvDLAwXGQY8cHIA5N9KEfxi3DL0LC2LFGHD/xb3hb+YHPyZumlHAQ9JPeroSgAtw= X-Gm-Gg: AY/fxX5dk7RbD8A9ND9+pIuqbEgMUvitDlML7Z6rgdwXjQixCVvwJM7bpa6xm2Keqog kMhwhavt1A9TQ1bhICC6hkwF8jfCUCA6VP1cnWBpOIWxFjHtRFb9E0h6DiZnGZVUkZLA5nnnpSq q/HHSZlk8dTHoE1Mfk0KUZDpCFBaw/rt3zkOOVzZMdH+gsB+C/SKvzo2WM3rahKIGSrmbnjtCLP +ShUcPZxS9dukQnz9vyVbbXuQK+UhBwupFGUMXbJBz/kl3fb83wU/rPpcd2aVSqiX4L5QdKBBG/ BUPt7Ti/cRX/XDLYf1t7yRKbAqb2NPBgblmdART9BsKNcIWHJHozW7maV7YlWrDafm45p5o70aV VeftsQNFnN8kiAgj0YUNTzfZcjn1Wq03jQyTZfF1Q7TN6X3+NKjBghKQYNW2thJt7NFJo1bN27W 7VLS1s3lhocUbu7a87WPQUrm33AhV8WsdfGg/ciLW405loKz4iDYxM3KlMO+N+nNE6CgQbSsfHj cPOR8O551If2/FlZoDTPA9jZNtz X-Google-Smtp-Source: AGHT+IFilbmrX7qgCmCad3pYK4YkE2820iFvJcnWl298VhAC/QPnRoMoqJ3XAnKO9WPGPH+NwyaEYQ== X-Received: by 2002:a05:600c:468b:b0:477:b734:8c52 with SMTP id 5b1f17b1804b1-47d195670b9mr338260535e9.14.1767033628587; Mon, 29 Dec 2025 10:40:28 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:28 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 08/15] dt-bindings: crypto: atmel,at91sam9g46-sha: add microchip,lan9691-sha Date: Mon, 29 Dec 2025 19:37:49 +0100 Message-ID: <20251229184004.571837-9-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x SHA compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- Changes in v3: * Pick Acked-by from Conor .../devicetree/bindings/crypto/atmel,at91sam9g46-sha.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-sha= .yaml b/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-sha.yaml index 39e076b275b3..16704ff0dd7f 100644 --- a/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-sha.yaml +++ b/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-sha.yaml @@ -16,6 +16,7 @@ properties: - const: atmel,at91sam9g46-sha - items: - enum: + - microchip,lan9691-sha - microchip,sam9x7-sha - microchip,sama7d65-sha - const: atmel,at91sam9g46-sha --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 62C0D33A9EF for ; Mon, 29 Dec 2025 18:40:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033634; cv=none; b=b8WM3iTSzYLTLHGPAenzuhN0jNfjPgtzJSMWbqLDQj2gvtkjrrtFQmPCd36pzx14Vw7g+RS0ENP/zmvrvctZ9ZWGwNFw4yR4Y//pLvt5MRU78v/1b4UMQXQp9XoqBmvwyFi6jFkPbfD0o0sohXzWmPebR0VMCizbJHmxVbB+R4w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033634; c=relaxed/simple; bh=7jtkvldmPSo6tJBxZSibRZu5hmUTyLaiO8iQq/Sa4wg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bPtO3yFpZ/ValDVQe/OjyeGgGtmywanJLPvY1O3ezVToOIc/CDvyHlxayjjaeOBwf8ygSC/SC8qvWxGLVdatSmZpyTV1Gn9S38/AAER3eWnNFhhHLC85vtcNir/UFXYJf0vbewwdD2jmniGiSIdNimZoCEf4TjZIflZqL2s7VdQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=u7HmGPkA; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="u7HmGPkA" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-477563e28a3so57268005e9.1 for ; Mon, 29 Dec 2025 10:40:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033630; x=1767638430; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ZY5t/vT8/2JoNFBpsoZEjWJnrTyKVma3HFBR0NVkIKs=; b=u7HmGPkAkdP3R7rcUekjuNxY1rqjuIdNyca9I/XGM9QnG+kfzr1RniY05coFnav3Ng RYHUu+lqU0wDiflHit52ZG0t1bmh/XBC+sQTV348FEuYagsi0eLdDABPMr2PVkaD7inJ smarDUYRZ7OjWsdOyQ7pkBVYoLoQKrRfREcBHdttYvdam13AsICcjYpaIixihY848NF0 4+AVUcKCS1vvv6tkvlnLJv5CroC9pr3VorsPqY0IGKUkVt2HWY+/PhFxoJpOM5MxrRZR rn0bKm0ktUYeG/Ov+a8MT9JGcL8LG7NbpQ5e7zQAkwYV+aLTTb3hvAKTdGWO/w9MZ01Q gN2w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033630; x=1767638430; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ZY5t/vT8/2JoNFBpsoZEjWJnrTyKVma3HFBR0NVkIKs=; b=r/SSfeK3mpG+y/X3CZ8mcIkLh3YpUkMZm0xLE2qXZHqVWKGMqPLQor3zl9DDLwxpdM kvSOqVhSXXBwVXl5NJmKVa6hIzVB0nW1lT0xPAcM2+lhxb0ksrFjo15JXdSbAH5YUe/p uxvVR6tpWU7bFo60SglfLLEtJnVmRcVR+xR4e9J25y1aeiIKfyN7Y7XD0g/3GZGvCuCO 5XQWc4JSU95FunVYadm4xpNgcsat2gdHOcxtfwQtFdzE4v051qifZzg4Bv6VF30peE33 An75370e4j5dWkmQ9mYlJEEBj3wAbevIdbGgY2Tak6tHYO0PgFWq5EEhp7vx9pctiDeK L0bQ== X-Forwarded-Encrypted: i=1; AJvYcCUovkYuoN6eb2NaqW/7L6mBuMT9D7kiIWuKmx4qPeFjRkfszxaGzw3CUVG23+VB9JIL+paBPF54bPw1PTo=@vger.kernel.org X-Gm-Message-State: AOJu0YzqHFnwU4q/BS1SDDP3pbmmbZVQEQcGsrVqqlErp3soddu6HVte Jm3qi8l2hKHmgPmtEzringu7NM2+AKYg8Mz9kJAguJZ6dof/YJe3Dd6Tc+OfZanKcyA= X-Gm-Gg: AY/fxX6EuOSWvnpMkiPqrLdvQWemLLNioXSgiesSFPXdxSFA11xsPnpjvauD2AyBs9M +PPTZM8atiC8mNLREqJIJlKTC5AwDGXCk9Eu5IQppS5ql0ElKCcPOLTFx5MTY5r8LeJa9UdMZM/ x8p26dPe0iAH62HotH9iVCNCEUcqz9W6Ugkbc1jKPJmehrUK5BuMkczJz6ky/bdCzX97oXRKAga Vxpijr/SD+jEdMSo566x6JxMYSA0Jh0fO8IHBM04Qbnqrg/VW1PnpCHY5dwdz5zaPd4Qxfyivgf EdVUQ+fwep+p/OedhyA6OW53raGH7wlyZviMRv/sicLly0XiTskpczrfqdxZ498XNfCQq1IwX3V x/yrw5V2pUZ95IDcmm6An8VzaU4ASj2it2yHkwkmQTyKD4pYxsgGMBQjfIzodL07LqCw25JZZdy kqbhb+OKzis5mDOcjpBcyYAd8fp6sza5pJMXRgS/qvZiKPoEnVxKgWTMuVnrome+D8upBhwVK5W F3w0RM+mV55v4HzzQHa2jifQxOU X-Google-Smtp-Source: AGHT+IHU5TUgf1GXiZLlNhFvhk9NZs5LXOVfATsL4H0x67DGWgTd0xHPjLFDLe/wLhfc9aOjmrDYdA== X-Received: by 2002:a05:600c:8b11:b0:479:13e9:3d64 with SMTP id 5b1f17b1804b1-47d2d273999mr360424715e9.15.1767033630467; Mon, 29 Dec 2025 10:40:30 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:30 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v4 09/15] dt-bindings: dma: atmel: add microchip,lan9691-dma Date: Mon, 29 Dec 2025 19:37:50 +0100 Message-ID: <20251229184004.571837-10-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x DMA compatible which is compatible to SAMA7G5. Signed-off-by: Robert Marko Acked-by: Rob Herring (Arm) Reviewed-by: Claudiu Beznea --- Changes in v3: * Merged with microchip,sama7d65-dma since that also falls back to microchip,sama7g5-dma Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml b= /Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml index 73fc13b902b3..197efb19b07a 100644 --- a/Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml +++ b/Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml @@ -33,7 +33,9 @@ properties: - microchip,sam9x7-dma - const: atmel,sama5d4-dma - items: - - const: microchip,sama7d65-dma + - enum: + - microchip,lan9691-dma + - microchip,sama7d65-dma - const: microchip,sama7g5-dma =20 "#dma-cells": --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 177EB339868 for ; Mon, 29 Dec 2025 18:40:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033636; cv=none; b=syOzc3LW0F4lEdX+l+mNNLOufsxTmre8YemSd9etWuWQCv7nEtIefNFz4HrO4EStx6tusSELOy863E3NPqmLk9oN3OwYQuk/ThRFULVa5+Vb4R2VGkJb2xJ7BV6jgfhTmyxYLp8HFm5A/18xV6FrnnmmC9j1aiT8/jw19V5btRI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033636; c=relaxed/simple; bh=omWUVkHfDgWK8/wVYsqR1gmKx3uRcWW/S7wsFlqvQZU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dSm5aG1M65CIF2TglJviYynsxC74UwOzPEl6bMuJTtAWvBUVskx8/ty87HlVj/SQfogj1P4dmAUyZ8vmEq7sJhCnNo5oe/b5XlRU1u36/IE/WaCcYuiDnEEa/fJGV5RTYM+DpCKAvizMncApiyRNgOamQTqYSsk74eYjIQ1g9+M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=js20qBKl; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="js20qBKl" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-4779ce2a624so71189095e9.2 for ; Mon, 29 Dec 2025 10:40:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033632; x=1767638432; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Pe7/bfwW61qpTH+JIS3AKR1VkqKbIoFXot2V67cYu6g=; b=js20qBKlOIc8p7LAg3ojQzBrDVa9hnJ3iwdqCsfn32yFz3aInQM6QoNK5N/ROzBK2F 7GGCtwcKHJrg81RR8yBIoLsUREQkvIHNvhSZ1Uyooa1SkWmuCNLxf1fM7yTIF/tSA5xd VFlGqY3EMA41aCFoQleCr+F/kX/Bxmhq53oqbmeTatA6OX82TeqOt3nsr2uNqBEqrl0k nBsY0OfjmzG0AqlPzNx6ENwwoGPvY0sYVSF5LPWB3Vob0xzKohW7DvCBZ7tTFFYgAJ6C HU5bjhYy+qoTsm16Nc5dGsdDMwZMnkSPDCi/zwej+DFJ6pcf+YNfvG9ROfUQuUhCz1pP LuFA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033632; x=1767638432; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Pe7/bfwW61qpTH+JIS3AKR1VkqKbIoFXot2V67cYu6g=; b=EYmgQJx/aXjamndy+WKxn9N0UUkV2O4Cg4OGJnXuBFSUhWd857XO5b8SMqYbpkrnnQ QPSbGTKtmqvFF1ZVhnPRVVgoTNDvRZvjv2bFdvGlUZ6ackl/b71Vx/UXiKG53YWiyVcy lX0Kf6UHwXW+O3mgjlT3ioEdaJrc1+wSHwmn5uPZTfO7EooLm12xKrAzcR4NmJCB2eGK dswEFqDBR5oqnJW0qjMDZvfB2Ydyvhmt62TI0jyL8qUU2JoPYx82TZZKwmjkkxmtI8Bd LyIx0Qs4+cNuxbkIYQykvwqvQ+l6DeW3E3xNW5gT1Cnfk0VII1vxgPZrjBZA+WczW0ej ERSg== X-Forwarded-Encrypted: i=1; AJvYcCU5CBmIiPtrvjES0ZzpMKSYsjDjmLy5xoUu9MaHxXKGjkqHN5ogZlJ43/QvHmt36oF1QOMhoZ5il0B73H8=@vger.kernel.org X-Gm-Message-State: AOJu0YxFRa/PfkLo4JIe7ZqBsfJVSQRYC26qVKVmClbrIfxZ8zw9SIvL 0afJ5bbdt06z4r/bbm/Rh1Z8aiDXXhJHRl95sQWkGU5yrZOK/znZ9ttAfiDmEoh13Qk= X-Gm-Gg: AY/fxX7fHAoX/hwrxI9mUwdzz0daFm8pIqQMDLouqbaCW3n/2gSlwc+yDDOkiwazdJn rdPw09YsjUnc3uiPUz7PNpMBWfxmfuixx4rT4uQqJB23kNXrG6JvZQFpUGvDGLckprJLk2eyUcQ Ibgr+k8ymW0AHIhYFXxBNyuOHuTjxwWuH/xG3nGukUVzqU4TbMOGk4+8K8GkIvrw+ZEFbX443in nTx81/I2nqbADPUy/PzRlI2jqBcLT0ZyMX7viIYjxmrOAz4PJkMiIuWKhlBV3/AXubP+VUNcRxe vxr+VPTSBikBXJMjsZ1+FpOcdVxLI8ByTA2585XkFBMJ3L/bRamuvfJ6OU7zuzI1qpN2XscrHP8 vxOt7BXCwm0Sq2eUt82LTD8ozNfDLFtm8CIiK8pBiUBQgr6DiwdWtqKkutVip/rgXeD9Px9xBul 9xUMDJHpqCV5/PCK6sEvB2L+kDCJwQCdrDWN2dXiP+fela2mrChGcTmLNZ4tiutMV7Y912q/4Ml 89i0VNXX+ux/q3ZqsDIVR6m8f/O X-Google-Smtp-Source: AGHT+IHMeEPdVuxCEsr3HbzwXW9O9zK0z+wZ0vfJLANR2lbSoc703JFfFuycpKgytpooUs272ghcDw== X-Received: by 2002:a05:600d:108:20b0:477:9986:5e6b with SMTP id 5b1f17b1804b1-47d1c038664mr255232695e9.28.1767033632356; Mon, 29 Dec 2025 10:40:32 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:32 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 10/15] dt-bindings: net: mscc-miim: add microchip,lan9691-miim Date: Mon, 29 Dec 2025 19:37:51 +0100 Message-ID: <20251229184004.571837-11-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x MIIM compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/net/mscc,miim.yaml | 11 ++++++++--- 1 file changed, 8 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/net/mscc,miim.yaml b/Documen= tation/devicetree/bindings/net/mscc,miim.yaml index 792f26b06b06..2207b33aee76 100644 --- a/Documentation/devicetree/bindings/net/mscc,miim.yaml +++ b/Documentation/devicetree/bindings/net/mscc,miim.yaml @@ -14,9 +14,14 @@ allOf: =20 properties: compatible: - enum: - - mscc,ocelot-miim - - microchip,lan966x-miim + oneOf: + - enum: + - mscc,ocelot-miim + - microchip,lan966x-miim + - items: + - enum: + - microchip,lan9691-miim + - const: mscc,ocelot-miim =20 "#address-cells": const: 1 --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F000A33B97E for ; Mon, 29 Dec 2025 18:40:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033637; cv=none; b=G/ePNIbPpqJtHDsGG9x5qLsyUlOTqMYmDvWfjfY8RxyoXjyudtgGzlzAQgQfJ7zGF5m/nqBLphWm0/4fM1V6g8P2oJa75G1Tfhe/DRkaymsayIPXalNpYZSazucQQxITZpY8IAvxhJyno8LrkiqoriKU0KUu118mVgzwmhfy5Jg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033637; c=relaxed/simple; bh=Q1obzpbb74AZt0ukfBT7/Xcte4bERP/uv0lOi/h0us8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pbkVVp+zYToRHXZehUGAhKMnLXKzzLqCWYNzmL9VmTHfMbiWCErK7QsVaWeHJitBb/FqCA8gnoTtyGJxowjEJZB2k5/WylHopCEh3QQw/PKHIzonaCQTvaduq+62EwV62RidV+AE/b65YFxbdmoGLWaT85tf6qDMABbrvrU5syY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=LyRSbbrq; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="LyRSbbrq" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-477bf34f5f5so68343705e9.0 for ; Mon, 29 Dec 2025 10:40:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033634; x=1767638434; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fD3TOo20gfVbUTTrRVEjhVDMuAvx6I5y/UndE2JGgIM=; b=LyRSbbrqhsYCVMar6TnbNq5OwUK6vM5vLOubw24DS+DHtGNV+bJd9Ws4YLFLcIaAk7 HWPCtBIRseMv3/cnK5UmboWJt/jYxd0RuJWmcbt2Yc58+DpXPQwFcYmx5ERXgyz/VGnj V9qPrIkX8CwYabWmv/ku38VSqUqR3RGC4o789At+xV4gIlr9J+R+B5MA6mEnjByrB5D9 6AGB6F9TcKy1iuVMGebdlKSCHbuE+vyg+Q01p4WIc/CbgEApewqay4CiCCRYEI2Eypo0 a4p8Uo/of/KtQ63rWWRF9/G+a3GHxhBtDB30wW9cC//iynv4tt2gWEPfDR5IAzePQaxD wR4Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033634; x=1767638434; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=fD3TOo20gfVbUTTrRVEjhVDMuAvx6I5y/UndE2JGgIM=; b=MD6xGQT1KewpaB1ctNqXcJtB/VWAvPoAgX0pUU7/iZ1qsJT4mhsr+wbE6ww5YxgGcW 7UWE7xu2AuTLtih9RaTb3JdQ54+T6FajQP749RgpzQC1d7ZerD79ImRiV/RHcBFESc1I mlbpmVj3/z/rup7lb0M1hRW/EOx4uvrODmGvkzOvV9k82AcPU0odhNq9Sa5r6XP+6NbG BGzfl2NgnwUKT9V+1tNPHya193TBML9bblpmXBkLoZYuPCU+3b+S+iZXSD9GTiqMnzpd mO1Z2T1uYGlNZ7dDPZnMKkET8EMAhQBPtQdVUjNdsiDCW3T5x57rF7uyRHmMOKi/RAyj T0MA== X-Forwarded-Encrypted: i=1; AJvYcCWhtMln/2y9ZmdyVCluoEEUEBxfKbthVfbZ+gY1sml5TjmD0kgiajuH2KsjIG/3RNWvdLzslgxzBJDwc68=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+tH1kft6aodFvbLHvRQVYcwys0+azfUh+QqqfcvWDN1v0Uptx k+oYeTf8xtfEdLJJtr8fFTQem3GILWSWt/d2wsMfquryQjhDuYQPig+z0ELAgiKK/0s= X-Gm-Gg: AY/fxX7TetTTIF0PtMI5o3ONq75tUgWcONqHL2F8QDY5qckMa+suNdJieplnleWvfhQ 9daTQhWka13D9qyarGbDUELrPjx5mXJK73DtwGFx6i989yroE8L9swyIMN8qXAprNTALA8AWHKv 7IB8g/zvBS5CbqJls307V3KV4UklnR/3bILeLg+lwNoaArBuSiGeK+1IN8upja0VW41BNdKOQUl m9hFCdUrO/1j2b0w9nPC3D4EjB7ZLhE2oKbQSOBcdqhlz5TaoHDuof+0Ys06Lmr5g3n9qtmIssR p9ov9jQboJxw3LwByeJZ/d5weJr280QuLKi5BFgpmO8HRPwVp/p/7YXRO9t/Fc5Rf81KpRCOpz3 56tbsdYaaz5JEhcv7DIcqq5U1+QbvUdQaVJ2M5jkstc31pYF1j5jWBaf5mafXAcw3sA1klujcaZ dasPyoUALA4fveuj/jFy8TLUajbAJdcO6tebHtPb4GkYVuV5QOjpmSbngVUFmqCl9Gt0VEeKvSQ NA6Mi/rABOZRi4KoYPiWuNiJ1pE X-Google-Smtp-Source: AGHT+IEOW1WMqA9XyyxJdu/NN+RbiiVAdkX9+5SQ+X2Sm6Ndg4Ati/iuxawV+Wvcj48RXpcfvKGVGw== X-Received: by 2002:a05:600c:c115:b0:47d:3ead:7439 with SMTP id 5b1f17b1804b1-47d3ead7574mr139091495e9.37.1767033634253; Mon, 29 Dec 2025 10:40:34 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:33 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v4 11/15] dt-bindings: pinctrl: pinctrl-microchip-sgpio: add LAN969x Date: Mon, 29 Dec 2025 19:37:52 +0100 Message-ID: <20251229184004.571837-12-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document LAN969x compatibles for SGPIO. Signed-off-by: Robert Marko Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- Changes in v3: * Pick Acked-by from Conor .../pinctrl/microchip,sparx5-sgpio.yaml | 20 ++++++++++++++----- 1 file changed, 15 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgp= io.yaml b/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.= yaml index fa47732d7cef..9fbbafcdc063 100644 --- a/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml +++ b/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml @@ -21,10 +21,15 @@ properties: pattern: '^gpio@[0-9a-f]+$' =20 compatible: - enum: - - microchip,sparx5-sgpio - - mscc,ocelot-sgpio - - mscc,luton-sgpio + oneOf: + - enum: + - microchip,sparx5-sgpio + - mscc,ocelot-sgpio + - mscc,luton-sgpio + - items: + - enum: + - microchip,lan9691-sgpio + - const: microchip,sparx5-sgpio =20 '#address-cells': const: 1 @@ -80,7 +85,12 @@ patternProperties: type: object properties: compatible: - const: microchip,sparx5-sgpio-bank + oneOf: + - items: + - enum: + - microchip,lan9691-sgpio-bank + - const: microchip,sparx5-sgpio-bank + - const: microchip,sparx5-sgpio-bank =20 reg: description: | --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B9B533C506 for ; Mon, 29 Dec 2025 18:40:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033641; cv=none; b=gvpWjCo5EFi8coy5tZp9ByJGUhVjEc1HGw+OWFUaeH4/1eb69qPRiQSdNBPwWO7t+uwV1xoIjosQka7qDfwkxj5eC/y6dbMEUb/Nr+NA0Am+nQI9g4GSTQQBjp+JUC/2o5vY5HC+4PbbOu5k2ErlgmJgZ2mEpJc5vkE9e6fg2PQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033641; c=relaxed/simple; bh=Z8OJ5bdxrmCLAokdEoL8lVJhhIUEVgrT5u6lQIEOB74=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=uEHl74gTAMaNU/FwUiGMtFLjpqaHPuxAjazJ/QrDohixkoRPtRUsMRiPLCTvRZzhcsrfamW6igVDLYI1VW66mmnDUbkwNBIWd2GPSaYGDlb/P1hyXXSCJc2HXVG3OOuun+cKhfg8PAPB7IHb7cwDYvkq64DE1NMQKPZe22wHMcI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=zriXdG88; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="zriXdG88" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-477619f8ae5so56967355e9.3 for ; Mon, 29 Dec 2025 10:40:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033636; x=1767638436; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=H2nPBwlmLC+wGQo+kGghgS2CarqCL9CUUT5DieeAoVE=; b=zriXdG88QoOcQsYbK/ainLz4uYpAXqPirBhe/Vii0V6qvwil0Wg9iMzV7JfKNMHnfY dOPQ5h0U9oqLLDhfnBPo76emrgl7VN5I7XiMirXA6WtFwqttaCA6IEXvOk/3+SrWHIir biWX58bGKQU8zUL+zDBVhPxJLVqCimzFdWc24GLdfOVOqPoVhRz77gvJT2+nEtRkwvRi NM7T4JaV/zNmzjfh8mIoWL9MDE1HOOdxcNXaraBE8+IxgI7dHfGszq1UEb+ewN/SwY15 RS2g2496f/S6rgf9PdF2LVDU5DtEiJnA3MC93CkS8Q+JUn9j4Uxm6GAHKe3advLwW1zc bNnQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033636; x=1767638436; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=H2nPBwlmLC+wGQo+kGghgS2CarqCL9CUUT5DieeAoVE=; b=lwERb1QmgcQyvtzIre8dgJHQ3Aw86e7ucLJYYwtjxWJNDktHDlnUtY4L4z6ysNBylr t7W/aEIl6GX/eFhuFSWmKJ3my07Ul8MUEi1/k+nTBIRkm7niZ5w4B/gNcfIFRofgcqj/ ITWxK4eylMguN5bz2vLufIZ5Mw66dKbIbu8p4/tW5o1PhReUu4pTlzhLmXu++UfVbfsW s4IgKTkAruo/6mXGhhi157UA46Uqe4p2nYv4xQNwTwxgfrH4VPOMbPBDMOeVNS8u03p/ pn6LjMZAs0qfkW7bmfD5/vK6z/xdC2UG8Z5aUyYcNlNQ7bubrricVv13nfjgrYz2soYH trSA== X-Forwarded-Encrypted: i=1; AJvYcCXKFn9AQ6DeVIHA+7lE7lZpCtIV8ppOo/Xip/36M1LFxiAuclnLxMpO6cTKiq+8paxdKzQ8nJTf5qjiGec=@vger.kernel.org X-Gm-Message-State: AOJu0YzQciQmXC+0EssUDToAxKYmsCAhTSdJw2NKPq74Aufv9fsV8jbq Sx+7RaHogQ1fohzVLeM2JKcfz2lST85mYg2XL6Qe7quZoVfNp+vxfe+PeY3AOFTOeDc= X-Gm-Gg: AY/fxX5QVbHW2mMusTYNKXf3nCFIj5jwCk05Y8ieUOURbGUJg8+LdEDB3ysKA4ptHRB r02OCdifqBu2ucPI6j+kkoVXUuzPAtFcJEHQ/E8+iV2g/GdHJQLYazZnG+ZolsCJ0WfBsF6oSB5 F9YY71qZSzN5x/+a81zmC/prr2MBVx1D6SuuWJBSQ7jlwHTNxGsxh5oxvd6nfZ4+/kwAt5OmXWB p4Aug3QbacSGlq1q1VpOJ6u5Jjg+kDVEO4EnDAUzIyaqBexonDDRWs1hEsT/rJgvHAXao3A8QHf YmVaNjC6KuXT/VXE1vlf0/7fUmqlxgIAH4YDGtdFxjA8rICVYQjG2dTWbqiFZC4IX9SFv10wb2W HtNMAgfwyFSNMW9SVuTCrba1EYwhe++sIh5J3Kl7iVCOaWUmhxi235mdGGWaSV57aCuf49Z3Dwk MWA76VT0yRc0I4q+GTFYnKKDpGXaGFg7vcMh42CzcYBOhIS5aeO4xTewlcxZvXQmUcQJckH4Zuf uUhyAS7YV49/NgApa5V7LLHoD/TbtR/R9xVl0I= X-Google-Smtp-Source: AGHT+IGJqflA/fWcbFGlt7I8QSG/W3Ym/AA8gFbH72KL6IAeQS+P/elQOb7uOHAEgNrEusVQwY5q5w== X-Received: by 2002:a05:600c:3b87:b0:477:aed0:f3fd with SMTP id 5b1f17b1804b1-47d1953b7b0mr395881215e9.8.1767033636235; Mon, 29 Dec 2025 10:40:36 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:35 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v4 12/15] arm64: dts: microchip: add LAN969x clock header file Date: Mon, 29 Dec 2025 19:37:53 +0100 Message-ID: <20251229184004.571837-13-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" LAN969x uses hardware clock indexes, so document theses in a header to make them humanly readable. Signed-off-by: Robert Marko --- Changes in v4: * Move clock indexes from dt-bindings to a DTS header Changes in v2: * Rename file to microchip,lan9691.h arch/arm64/boot/dts/microchip/clk-lan9691.h | 24 +++++++++++++++++++++ 1 file changed, 24 insertions(+) create mode 100644 arch/arm64/boot/dts/microchip/clk-lan9691.h diff --git a/arch/arm64/boot/dts/microchip/clk-lan9691.h b/arch/arm64/boot/= dts/microchip/clk-lan9691.h new file mode 100644 index 000000000000..f0006a603747 --- /dev/null +++ b/arch/arm64/boot/dts/microchip/clk-lan9691.h @@ -0,0 +1,24 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ + +#ifndef _DTS_CLK_LAN9691_H +#define _DTS_CLK_LAN9691_H + +#define GCK_ID_QSPI0 0 +#define GCK_ID_QSPI2 1 +#define GCK_ID_SDMMC0 2 +#define GCK_ID_SDMMC1 3 +#define GCK_ID_MCAN0 4 +#define GCK_ID_MCAN1 5 +#define GCK_ID_FLEXCOM0 6 +#define GCK_ID_FLEXCOM1 7 +#define GCK_ID_FLEXCOM2 8 +#define GCK_ID_FLEXCOM3 9 +#define GCK_ID_TIMER 10 +#define GCK_ID_USB_REFCLK 11 + +/* Gate clocks */ +#define GCK_GATE_USB_DRD 12 +#define GCK_GATE_MCRAMC 13 +#define GCK_GATE_HMATRIX 14 + +#endif --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0979833D4EE for ; Mon, 29 Dec 2025 18:40:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033643; cv=none; b=IFB3mGsYoJ2jL4d+86GTGzOFGito/NqX6BdHntP+XmvSnp2ppsuEokDdQG26EpUTvxWdqtuiQauS4sxSB3RSpm8k5oUc04te49aXlHpJYDaJIRef50CIyNJn6cLTcR8UHk1Q4LnhxiToi8eIhF9Mrze7u6k3XwgtRsmkcIJnt5M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033643; c=relaxed/simple; bh=FJLFX6pl69E/9Psq/TQZuGKQ3uLtLUGWL+p3UXthkf8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=aePLYdAQI6cihShkY6pY5ujlurPVJEgFmDg8uHLpIf/DJtHYglxjEEqQY1kECu5Selwvp1E36T3WhaROIscYf/5P0/v4RBS8jBIBffycFlKuqRM5VMpQQGBldqcksC/Hbe1c+bS/EL5iYopxDEyHV3Nx3Fuii5UZNfYOC0s+jpc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=VvjMhRvC; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="VvjMhRvC" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-4779cc419b2so73239645e9.3 for ; Mon, 29 Dec 2025 10:40:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033638; x=1767638438; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jyI080/QEFQitbwhJgPr8XniOxwnw2CAFd5G/yTS83Q=; b=VvjMhRvCjF3vpxwo+ecDT7D7z9T7MGsCP4q7E5Ed82jmmlRz+4KkWgRSwRJA1ie8ak DHKgZjp+FNawq+4FYVTMVFp8YVOFBaLiKq+W2baNym1qkahKbWbK71KVJ87DOJmMpNbv 45wlaaJhlTsNIGAYoMmVQIkKNVziww955rVN41JGdYgJev8E60dGAkNdtQg8ZtNcTE2X 3aG/xFPNQVhiDfFVXFKbyhTj2ivhGlu52eOnUFR4cBtHh5Ez9Nt/O9ptFYtflo8UpcqE IIBHAGP2/21zBFQttIGNE8W8JNJFfp+i8LVDHrOFn+VSrjgW/HGVzDjn63Z1XhWYp3cA JMGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033638; x=1767638438; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=jyI080/QEFQitbwhJgPr8XniOxwnw2CAFd5G/yTS83Q=; b=hOgWV6sR1FSRNoaYgiaqh21GmIUXDbl0eHUp06yT+kv2DKnY/2GVM+b6a72llexGde a4ly28Hu6/Z54Vc8ZoPXsDSNAed6xDJ6tKS864ynyQ+I1MpJWQX3QGr0B5Bj8zpTl/ee hrlutfvPJazoa2TiGFpJlrGDac1rSjZiipLBvhlGbv9yjKpTV8D2Ab7SonVLVJmvaIAM d4B3Ks91AsQoC8fAf9hPlclGZTG+yLaOpxOrhsTfi4dTWuo1GuprKSSJO/caWe++c8el kXpVJjH1y06YbFh69oyXyN2UlqRIN8znqjyQ42b9JrnDCccyUIrcMtWwIpgMD2jCaYsl c+jw== X-Forwarded-Encrypted: i=1; AJvYcCXmRxZ9f7FVAwQAoK400aqRwYMA7wEQBVFBwjRiX+D98Uiu4FJ+K61Ma99Fl+Il1Fve4N3I29g89k/fshU=@vger.kernel.org X-Gm-Message-State: AOJu0YwRchj2G31+bQK35CHkVmoHKbHgVlnkUqFsdOHQ1BYsFi3wggIe UsvAM99A9AtqU1OGMDUvMbru8M78sfnR6urLokwrrDt8vEwOax4DHwy3g5RK2e+9zvk= X-Gm-Gg: AY/fxX5C7YsW3j4zpL267mKE8PaPn5NlDv5fM89nXAMAb252ZH7mOSwAxfwryRsOZ4Z nzuVEYxRKC0AxmxkT0bAYLBrrIANI7DUWNcvEYwFYKifntNtXXOx8lzFGHDnSeZV+NNOdcqQw74 hEgDJCaVSPCB+8YtmBOXhHcY99zQSlwoETJILImcbQQ7EN7bMi822c0gJDrpgBdShBZub/o3WHp TWlHfqSfpljKnpnLCp9mSPjBD8xr7fZ3L9TUfWZ9Ob6Iw/dmf5cq3vrZmbAoHGRtAl58aDzrs7d AkUmejmM66n+qBRjUM/VeAmIqNKeLmE4dswgfc2sDuQdGqjZtvrT4we5DzcPn87Jilfxdl6HFDP i8Xj42beACZBtyqWLWr5YP49efB+GH0dQk0qXf/lvccIC7yB1wNOaliOlEKFCHzgf8O1C1/VTGN W3OgKLMtNXO6WcC5t0Yqrwtxi4X6KlCYi0uOZmyv640aVMExaG0699ylI6U9T9lZfEIxO0EqsGN K+idMQ/MCWirFXIjjqvkTFlzywE X-Google-Smtp-Source: AGHT+IF8XSKbJQf/s/ZMAiaEv2bC5mrykHJiWNKohiIuwFdvTfxOGx/HTi97AVZpdMGaVCW5LSJfRQ== X-Received: by 2002:a05:600c:859c:b0:47d:25ac:3a94 with SMTP id 5b1f17b1804b1-47d25ac3acfmr269105085e9.17.1767033638300; Mon, 29 Dec 2025 10:40:38 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:37 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v4 13/15] arm64: dts: microchip: add LAN969x support Date: Mon, 29 Dec 2025 19:37:54 +0100 Message-ID: <20251229184004.571837-14-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for Microchip LAN969x switch SoC series by adding the SoC DTSI. Signed-off-by: Robert Marko Reviewed-by: Claudiu Beznea --- Changes in v4: * Adapt to clock indexes now being in a DTS header only Changes in v2: * Rename to lan9691 * Split SoC DTSI and evaluation board commits * Use SoC specific compatibles for devices * Alphanumerically sort remaining nodes * Apply DTS coding style arch/arm64/boot/dts/microchip/lan9691.dtsi | 488 +++++++++++++++++++++ 1 file changed, 488 insertions(+) create mode 100644 arch/arm64/boot/dts/microchip/lan9691.dtsi diff --git a/arch/arm64/boot/dts/microchip/lan9691.dtsi b/arch/arm64/boot/d= ts/microchip/lan9691.dtsi new file mode 100644 index 000000000000..235e56bebbdb --- /dev/null +++ b/arch/arm64/boot/dts/microchip/lan9691.dtsi @@ -0,0 +1,488 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) +/* + * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries. + */ + +#include +#include +#include +#include + +#include "clk-lan9691.h" + +/ { + #address-cells =3D <1>; + #size-cells =3D <1>; + + model =3D "Microchip LAN969x"; + compatible =3D "microchip,lan9691"; + interrupt-parent =3D <&gic>; + + clocks { + fx100_clk: fx100-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <320000000>; + }; + + cpu_clk: cpu-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <1000000000>; + }; + + ddr_clk: ddr-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <600000000>; + }; + + fabric_clk: fabric-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <250000000>; + }; + }; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a53"; + device_type =3D "cpu"; + reg =3D <0x0 0x0>; + next-level-cache =3D <&l2_0>; + }; + + l2_0: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + }; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + pmu { + compatible =3D "arm,cortex-a53-pmu"; + interrupts =3D ; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , /* Secure Phys IRQ */ + , /* Non-secure Phys IRQ */ + , /* Virt IRQ */ + ; /* Hyp IRQ */ + }; + + axi: axi { + compatible =3D "simple-bus"; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + usb: usb@300000 { + compatible =3D "microchip,lan9691-dwc3", "snps,dwc3"; + reg =3D <0x300000 0x80000>; + interrupts =3D ; + clocks =3D <&clks GCK_GATE_USB_DRD>, + <&clks GCK_ID_USB_REFCLK>; + clock-names =3D "bus_early", "ref"; + assigned-clocks =3D <&clks GCK_ID_USB_REFCLK>; + assigned-clock-rates =3D <60000000>; + maximum-speed =3D "high-speed"; + dr_mode =3D "host"; + status =3D "disabled"; + }; + + flx0: flexcom@e0040000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0040000 0x100>; + ranges =3D <0x0 0xe0040000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart0: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi0: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c0: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + flx1: flexcom@e0044000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0044000 0x100>; + ranges =3D <0x0 0xe0044000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM1>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart1: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi1: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c1: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + trng: rng@e0048000 { + compatible =3D "microchip,lan9691-trng", "atmel,at91sam9g45-trng"; + reg =3D <0xe0048000 0x100>; + clocks =3D <&fabric_clk>; + status =3D "disabled"; + }; + + aes: crypto@e004c000 { + compatible =3D "microchip,lan9691-aes", "atmel,at91sam9g46-aes"; + reg =3D <0xe004c000 0x100>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(12)>, + <&dma AT91_XDMAC_DT_PERID(13)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "aes_clk"; + status =3D "disabled"; + }; + + flx2: flexcom@e0060000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0060000 0x100>; + ranges =3D <0x0 0xe0060000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM2>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart2: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi2: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c2: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + flx3: flexcom@e0064000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0064000 0x100>; + ranges =3D <0x0 0xe0064000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM3>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart3: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi3: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c3: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + dma: dma-controller@e0068000 { + compatible =3D "microchip,lan9691-dma", "microchip,sama7g5-dma"; + reg =3D <0xe0068000 0x1000>; + interrupts =3D ; + dma-channels =3D <16>; + #dma-cells =3D <1>; + clocks =3D <&fabric_clk>; + clock-names =3D "dma_clk"; + }; + + sha: crypto@e006c000 { + compatible =3D "microchip,lan9691-sha", "atmel,at91sam9g46-sha"; + reg =3D <0xe006c000 0xec>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(14)>; + dma-names =3D "tx"; + clocks =3D <&fabric_clk>; + clock-names =3D "sha_clk"; + status =3D "disabled"; + }; + + timer: timer@e008c000 { + compatible =3D "snps,dw-apb-timer"; + reg =3D <0xe008c000 0x400>; + clocks =3D <&fabric_clk>; + clock-names =3D "timer"; + interrupts =3D ; + status =3D "disabled"; + }; + + watchdog: watchdog@e0090000 { + compatible =3D "snps,dw-wdt"; + reg =3D <0xe0090000 0x1000>; + interrupts =3D ; + clocks =3D <&fabric_clk>; + }; + + cpu_ctrl: syscon@e00c0000 { + compatible =3D "microchip,lan966x-cpu-syscon", "syscon"; + reg =3D <0xe00c0000 0x350>; + }; + + switch: switch@e00c0000 { + compatible =3D "microchip,lan9691-switch"; + reg =3D <0xe00c0000 0x0010000>, + <0xe2010000 0x1410000>; + reg-names =3D "cpu", "devices"; + interrupt-names =3D "xtr", "fdma", "ptp"; + interrupts =3D , + , + ; + resets =3D <&reset 0>; + reset-names =3D "switch"; + status =3D "disabled"; + }; + + clks: clock-controller@e00c00b4 { + compatible =3D "microchip,lan9691-gck"; + reg =3D <0xe00c00b4 0x30>, <0xe00c0308 0x4>; + #clock-cells =3D <1>; + clocks =3D <&cpu_clk>, <&ddr_clk>, <&fx100_clk>; + clock-names =3D "cpu", "ddr", "sys"; + }; + + reset: reset-controller@e201000c { + compatible =3D "microchip,lan9691-switch-reset", + "microchip,lan966x-switch-reset"; + reg =3D <0xe201000c 0x4>; + reg-names =3D "gcb"; + #reset-cells =3D <1>; + cpu-syscon =3D <&cpu_ctrl>; + }; + + gpio: pinctrl@e20100d4 { + compatible =3D "microchip,lan9691-pinctrl"; + reg =3D <0xe20100d4 0xd4>, + <0xe2010370 0xa8>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&gpio 0 0 66>; + interrupt-controller; + interrupts =3D ; + #interrupt-cells =3D <2>; + }; + + mdio0: mdio@e20101a8 { + compatible =3D "microchip,lan9691-miim", "mscc,ocelot-miim"; + reg =3D <0xe20101a8 0x24>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&fx100_clk>; + status =3D "disabled"; + }; + + mdio1: mdio@e20101cc { + compatible =3D "microchip,lan9691-miim", "mscc,ocelot-miim"; + reg =3D <0xe20101cc 0x24>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&fx100_clk>; + status =3D "disabled"; + }; + + sgpio: gpio@e2010230 { + compatible =3D "microchip,lan9691-sgpio", "microchip,sparx5-sgpio"; + reg =3D <0xe2010230 0x118>; + clocks =3D <&fx100_clk>; + resets =3D <&reset 0>; + reset-names =3D "switch"; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + + sgpio_in: gpio@0 { + compatible =3D "microchip,lan9691-sgpio-bank", + "microchip,sparx5-sgpio-bank"; + reg =3D <0>; + gpio-controller; + #gpio-cells =3D <3>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <3>; + }; + + sgpio_out: gpio@1 { + compatible =3D "microchip,lan9691-sgpio-bank", + "microchip,sparx5-sgpio-bank"; + reg =3D <1>; + gpio-controller; + #gpio-cells =3D <3>; + }; + }; + + tmon: hwmon@e2020100 { + compatible =3D "microchip,lan9691-temp", "microchip,sparx5-temp"; + reg =3D <0xe2020100 0xc>; + clocks =3D <&fx100_clk>; + #thermal-sensor-cells =3D <0>; + }; + + serdes: serdes@e3410000 { + compatible =3D "microchip,lan9691-serdes"; + reg =3D <0xe3410000 0x150000>; + #phy-cells =3D <1>; + clocks =3D <&fabric_clk>; + }; + + gic: interrupt-controller@e8c11000 { + compatible =3D "arm,gic-400"; + reg =3D <0xe8c11000 0x1000>, /* Distributor GICD_ */ + <0xe8c12000 0x2000>, /* CPU interface GICC_ */ + <0xe8c14000 0x2000>, /* Virt interface control */ + <0xe8c16000 0x2000>; /* Virt CPU interface */ + #interrupt-cells =3D <3>; + interrupt-controller; + interrupts =3D ; + }; + }; +}; --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f68.google.com (mail-wm1-f68.google.com [209.85.128.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C56DA33D6E2 for ; Mon, 29 Dec 2025 18:40:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033644; cv=none; b=VFcMoLGfJAUEJjTDJYFWvHtNlR75BwJXPAqR4FASBQG02LdMTTt99PmTMami+2WeKGuqyZcQY2oMgN4KwNk1VX2ikQajdFVvL5/JoyVoKgGGvnC+27zQ+cuNEoLu3ANt8NWqYncXRkjUq+ZxaZYq16W979PaFX5p6kXJeMK4yiM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033644; c=relaxed/simple; bh=XoF0Eovrxm1txLTrLfP7MB7ayo4/Y25gdep/95xkk5Y=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Xc+je59WHqJArVhgNclpDFcpDCmGZY38mtLmUfGf2GQG9PXR0RRHHimqtPCZIazmtKmlYEiocKKBkD+Kf/PZk5vOa5RO2ptuDYtSJMzd1Z8yf216q81kjBw8FmxgXr1BSY1Wi/9ZDq8YRHPiHqKimFEznXvWJxuzQClM6BZKSwM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=eDl6YqTI; arc=none smtp.client-ip=209.85.128.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="eDl6YqTI" Received: by mail-wm1-f68.google.com with SMTP id 5b1f17b1804b1-47755de027eso55376225e9.0 for ; Mon, 29 Dec 2025 10:40:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033640; x=1767638440; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qfMU7MT4/V4GUajmsYnn75DFErJTnupop06HbanZvHw=; b=eDl6YqTI35mE7mdIDYxmhJcA4HqpioN6T+TrIWpO7rhwFXtvwMqpaCt2rVWa5KOT3Y PzQmjNcD3ZrlKKrL+sLhAkAO1G+9JFeLQ6HfZ4RLRD+vGzqZ8nbHnAvPszy0K7JPB4H0 5i9ecXb3tDLcQBOFCP5IF14KvLKRYmOOE1wWHk18pvjPph5g85omJIHxFYCFgCNgFzc5 rRMoxkFKU+zAxax3cIGiVYf33wmRRaGswKq8m8cmtly5hnQJEOUTlktu8+2f62IgiqfW u/Neehn5EO2WPKUDyLjLyQBW3zkSTpdvIy0w+c2swIdgRBGSJSsWnY55ywc/rwY0oCsw nL7g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033640; x=1767638440; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=qfMU7MT4/V4GUajmsYnn75DFErJTnupop06HbanZvHw=; b=RzAqXf4bPc6ccayOWP1WHXxHyZx1AqRWyu9GnMTfeDVtbyq5yo/ntgPkB0JQD/s6iW Q+p5E8n2EVryOEFn0WORsM8+OrrL//TegTs4aySejxFDzKnnRMznpxwXWN6jZexAqdsK S11fg10dBMlXJNrSLb2UvZYcnzzeimcKd7sXclL16AAtA1fWcpN9bj5CiGYSBsTishkO k4mtg8yfrdtBAcHSkMP1H1ZEUE30dJmyqEmR3XpgkDbOA8vw8r6EeeKG850madKzeg26 0BPN+tKaZ51rhChiiBLSw9XRvpWJAYzkgPItDcmuYZkSVpk6+Wu10e3jpaL69S9S0mRJ dJiQ== X-Forwarded-Encrypted: i=1; AJvYcCVw8iFBQP4KoWFTVUKlrRVskMmelFg8iZStgJMtKIgiLuwjYlBcs/OjAfPRo5suNz5SuMTGp6LuZPq2BiQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxBCCQlLMZWyIhbwQmCJyxcUOfW5/DA1RuH7OYboxzo1V2igSIa Bir9mlXQyt4LyKWSCgeNwTrhbtUtOVk+URAOt6x73Musa0KH1RJ2cvA633x1lKNSJJo= X-Gm-Gg: AY/fxX5RwGfaqlZiMyBPc2L1ICh5JhIQrKxTD6EFREH0x2alry9j77kJFmK7c8V2i+I OPKqKZmTgIV1/BrQ8TGQehvFNDnXfpdZO+jikDytm8O2Cae+5jOTS0vZgM+yquLgtPO2ZZl8VPC PqfE/X8FrvKPK7NvSYp/R5jArViM8PBhGRWRMDh+PISzxbOv6E4IBNvDDoBJjDZofayY5R9UKui xCOEQyKWGYiWqka2JHRLy7RKwfDvi4q9Fy7nyZl5rTmMgarCv1vl30R6MeXjpwXi0xiV3gqQWkg zkoknNbOPZCVKKdGlvrLSzW8j8NhaRdltuwxIvneiyfuZIDMj/aMh65k39nS9L9bEBIezphTmdm 9Eic5zSEeK6utBF4fRDC3qlSm45m/mNM9tL1A46fDS1L9YxgwK5e7Rwi7LBnkCtWjphSjPZ8baZ arW+PYGxhnJl0AkES2AaPlESgnsE0qj+PYVQGzwfdua3+OFE8lkx4FvsJw0pyOpYsRJfTY35uKC t7GeT6cEqMB1DsjfuJtCCGF1XSi X-Google-Smtp-Source: AGHT+IHW2rHrGjnHbMx7gSl8Rbl6YVS9e37XXYhb9JI7btIp7PDkapkLHawpn2EWrbvZF2/0cVQnBg== X-Received: by 2002:a05:600c:8595:b0:47d:5d27:2a7f with SMTP id 5b1f17b1804b1-47d5d272cd4mr3349085e9.26.1767033640044; Mon, 29 Dec 2025 10:40:40 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:39 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v4 14/15] dt-bindings: arm: AT91: document EV23X71A board Date: Mon, 29 Dec 2025 19:37:55 +0100 Message-ID: <20251229184004.571837-15-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Microchip EV23X71A board is an LAN9696 based evaluation board. Signed-off-by: Robert Marko Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- Documentation/devicetree/bindings/arm/atmel-at91.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/atmel-at91.yaml b/Docume= ntation/devicetree/bindings/arm/atmel-at91.yaml index 3a34b7a2e8d4..b0065e2f3713 100644 --- a/Documentation/devicetree/bindings/arm/atmel-at91.yaml +++ b/Documentation/devicetree/bindings/arm/atmel-at91.yaml @@ -241,6 +241,12 @@ properties: - const: microchip,lan9668 - const: microchip,lan966 =20 + - description: Microchip LAN9696 EV23X71A Evaluation Board + items: + - const: microchip,ev23x71a + - const: microchip,lan9696 + - const: microchip,lan9691 + - description: Kontron KSwitch D10 MMT series items: - enum: --=20 2.52.0 From nobody Mon Feb 9 13:03:22 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 22A1933DEF3 for ; Mon, 29 Dec 2025 18:40:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033647; cv=none; b=Dxg669YnjxaYBM1VkS9C0HZ/8CMlWgWvQ2TUSbffCjJ1eoU+DSeq6nAv/mLvrF6yUnlDxW+j3gz5FF80gWalHuCnjb1+jvuaUTjtNi6OhTc2inb8fHcHk+raKxsbSmOpN1LxLelJp5sicUVrYBVxoVy0KKxE7s4DrpkChmxWiLM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767033647; c=relaxed/simple; bh=mlFnmlaUzPjU4vJlQ+AT4Cwx7NsbLl4m+5vs+lqei2I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HEIu5dVA37iRz0jMDaaI3E+NS0vGyWQvuxgNjgEhb29xm66WsnfX7DcjSJQNtzq+wJcwgKkxfxmr5lqQJbDa5S/+5FjYW5r6Vt8w6u+LAhh2wdpSuuzpQZ6IjfldhExjzrRqSz3cPbmiO4oTutaGeErnUvh03z//zwrMsdgwotM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=KOKb9gY+; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="KOKb9gY+" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-47a80d4a065so46743435e9.2 for ; Mon, 29 Dec 2025 10:40:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1767033642; x=1767638442; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OOoWnK0gf2o6iG3x9q5l/DfQ9p+Pp5dHWYttnlxZz9g=; b=KOKb9gY+QFyCb9P0yAhMIzsMOsXTMOwuEnmUSSPWRFIlZE9MYzRYM35d0sha/tMfdu LiPR9+n2Z0hEAaE4z1d2DWv2zKLEI4IPZwA5c3bJgcL0wi0hukDGK0apnGtwOfIrdCr2 dJ0Sg0A28ahtR/jccHDOlaSqWMr4rRZa48dAxMzxy7ZQJpBFFkUMxZiU5Ib4zEOuNiFT SpAckIMM/GZoipiAp8fThOk+D7DUtnkg+NvAp6PT5ICPejhdknhOqvoBhsaZvl2mHSxL pLXlSya2zHaSFlcwg6DAoN4VYG0ERTS9jPSKNJyKNJLHG+5Q53nX4XLG3TqKlvzxtLqH 7K6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767033642; x=1767638442; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=OOoWnK0gf2o6iG3x9q5l/DfQ9p+Pp5dHWYttnlxZz9g=; b=dBXtxHZrLUpOi7OGwGqxLkjDFw+BgbOlxEdK/7fjZTotkrFSehUJW4kOV9BVyCM1Gz 33J429WhaRPVHNn22bFHx24QhB7vnQVLHxAL7BcDeN1qcakPVGSAmge79+fZrO/lqmAo XhSz6rqx1Koa4qHhaF1zuXhZE5vamJIf45dr2Zkv/I21Z/oSXkvi1CY3W5wsviDEMSHg vvTfpeJAhQ2uTRMqgQrE+tZ42T9qq0gvs1jd2w4EVA+eqkoLvdf4jg/xgcY5/Al/zKEA kx2UgNxNcuCd6uDDEwnQp++nA8NSk/x5p0EUfSPvU2JOrv+sNRAxvMafrHagl7zPsMdo NENQ== X-Forwarded-Encrypted: i=1; AJvYcCXseEnp4GAHj+PmDLMzLeB5lB7QlWVTSyd/xtPE3pw5jI4/BrCLuE76oPipuTQcrhQqvOmYaM4ZvdQwnwc=@vger.kernel.org X-Gm-Message-State: AOJu0YzB+zoihbUM8ZZZoOX1m6wmj1exKi8TMz/WvD6kvkNDTP69P8BM JTgR0beiNH+MxY2d/f5ZP9XMV8npsXlmD9z64gj9GP0KbZu+6yD+hIhE9viLFRDlbMg= X-Gm-Gg: AY/fxX6M92dEA+FoTo+W95a8R5VFhRcKAs+CEl4MDY+eg4oddZVK9cBvaUvTOwiWsp2 Z83bt3Zlz9E2pd2mWQZqBiTstXVcjcrPhMgBhNxEY0vV2jGDit3UpcCQI3S2X+ISMBGiihydEae 3aos1HNgF3dFrzPKpRq46xMinqHMaLmgTCTCv+E/9HXXdXkroa60OFdiJJ9lIwIwc4E0YHHiDM8 PcI7HcaFg+4vaBVXCiwelqD+aQFShpUYrETHdPfgPfqauSg1p6gnyjOrOIFhbVTVcGRsSNWBVOV p7UF15ba4+3gHDJDNzByL5C/If5NOgBBD5+/a72NwEAxhMakrLbK2P7hAoWk3aBevVrB7V9FijZ Ae4XC/fWrYJ/F2NEvkRN8jGwaBJIS/sxfkLl1odok/IbNaqP6BfbcTMBNQaDV0T4Qx4MkjzMVKX +AlnwAwl2EGNI/MPNN9OAH+pDStAoH8kZibR6s7In7jE82dYdi8nk35/e/OfgxXAjFvNDZyaV14 b2wCEGENDbf6CJaVQZTZ72Og1d9YkbzPQizgjc= X-Google-Smtp-Source: AGHT+IEf8sUDYG5Egx9wVPrCbjWWwY70rDfQwzYzma7MZomXPkYL/YAYeeMJqapr/W8m/1oHxroFBw== X-Received: by 2002:a05:600c:858e:b0:47a:81b7:9a20 with SMTP id 5b1f17b1804b1-47d1c62930dmr270867795e9.9.1767033642033; Mon, 29 Dec 2025 10:40:42 -0800 (PST) Received: from fedora (cpezg-94-253-146-116-cbl.xnet.hr. [94.253.146.116]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-47be27b28a7sm604907455e9.12.2025.12.29.10.40.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 10:40:41 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v4 15/15] arm64: dts: microchip: add EV23X71A board Date: Mon, 29 Dec 2025 19:37:56 +0100 Message-ID: <20251229184004.571837-16-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251229184004.571837-1-robert.marko@sartura.hr> References: <20251229184004.571837-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Microchip EV23X71A is an LAN9696 based evaluation board. Signed-off-by: Robert Marko --- Changes in v2: * Split from SoC DTSI commit * Apply DTS coding style * Enclose array in i2c-mux * Alphanumericaly sort nodes * Change management port mode to RGMII-ID=20 arch/arm64/boot/dts/microchip/Makefile | 1 + .../boot/dts/microchip/lan9696-ev23x71a.dts | 757 ++++++++++++++++++ 2 files changed, 758 insertions(+) create mode 100644 arch/arm64/boot/dts/microchip/lan9696-ev23x71a.dts diff --git a/arch/arm64/boot/dts/microchip/Makefile b/arch/arm64/boot/dts/m= icrochip/Makefile index c6e0313eea0f..09d16fc1ce9a 100644 --- a/arch/arm64/boot/dts/microchip/Makefile +++ b/arch/arm64/boot/dts/microchip/Makefile @@ -1,4 +1,5 @@ # SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_LAN969X) +=3D lan9696-ev23x71a.dtb dtb-$(CONFIG_ARCH_SPARX5) +=3D sparx5_pcb125.dtb dtb-$(CONFIG_ARCH_SPARX5) +=3D sparx5_pcb134.dtb sparx5_pcb134_emmc.dtb dtb-$(CONFIG_ARCH_SPARX5) +=3D sparx5_pcb135.dtb sparx5_pcb135_emmc.dtb diff --git a/arch/arm64/boot/dts/microchip/lan9696-ev23x71a.dts b/arch/arm6= 4/boot/dts/microchip/lan9696-ev23x71a.dts new file mode 100644 index 000000000000..435df455b078 --- /dev/null +++ b/arch/arm64/boot/dts/microchip/lan9696-ev23x71a.dts @@ -0,0 +1,757 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) +/* + * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries. + */ + +/dts-v1/; + +#include +#include +#include "lan9691.dtsi" + +/ { + model =3D "Microchip EV23X71A"; + compatible =3D "microchip,ev23x71a", "microchip,lan9696", "microchip,lan9= 691"; + + aliases { + serial0 =3D &usart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + gpio-restart { + compatible =3D "gpio-restart"; + gpios =3D <&gpio 60 GPIO_ACTIVE_LOW>; + open-source; + priority =3D <200>; + }; + + i2c-mux { + compatible =3D "i2c-mux-gpio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + i2c-parent =3D <&i2c3>; + idle-state =3D <0x8>; + mux-gpios =3D <&sgpio_out 0 1 GPIO_ACTIVE_HIGH>, + <&sgpio_out 0 2 GPIO_ACTIVE_HIGH>, + <&sgpio_out 0 3 GPIO_ACTIVE_HIGH>; + settle-time-us =3D <100>; + + i2c_sfp0: i2c@0 { + reg =3D <0x0>; + }; + + i2c_sfp1: i2c@1 { + reg =3D <0x1>; + }; + + i2c_sfp2: i2c@2 { + reg =3D <0x2>; + }; + + i2c_sfp3: i2c@3 { + reg =3D <0x3>; + }; + + i2c_poe: i2c@7 { + reg =3D <0x7>; + }; + }; + + leds { + compatible =3D "gpio-leds"; + + led-status { + color =3D ; + function =3D LED_FUNCTION_STATUS; + gpios =3D <&gpio 61 GPIO_ACTIVE_LOW>; + }; + + led-sfp1-green { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <0>; + gpios =3D <&sgpio_out 6 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp1-yellow { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <0>; + gpios =3D <&sgpio_out 6 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp2-green { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <1>; + gpios =3D <&sgpio_out 7 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp2-yellow { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <1>; + gpios =3D <&sgpio_out 7 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp3-green { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <2>; + gpios =3D <&sgpio_out 8 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp3-yellow { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <2>; + gpios =3D <&sgpio_out 8 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp4-green { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <3>; + gpios =3D <&sgpio_out 9 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp4-yellow { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <3>; + gpios =3D <&sgpio_out 9 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + }; + + mux-controller { + compatible =3D "gpio-mux"; + #mux-control-cells =3D <0>; + mux-gpios =3D <&sgpio_out 1 2 GPIO_ACTIVE_LOW>, + <&sgpio_out 1 3 GPIO_ACTIVE_LOW>; + }; + + sfp0: sfp0 { + compatible =3D "sff,sfp"; + i2c-bus =3D <&i2c_sfp0>; + tx-disable-gpios =3D <&sgpio_out 6 2 GPIO_ACTIVE_HIGH>; + los-gpios =3D <&sgpio_in 6 0 GPIO_ACTIVE_HIGH>; + mod-def0-gpios =3D <&sgpio_in 6 1 GPIO_ACTIVE_LOW>; + tx-fault-gpios =3D <&sgpio_in 6 2 GPIO_ACTIVE_HIGH>; + }; + + sfp1: sfp1 { + compatible =3D "sff,sfp"; + i2c-bus =3D <&i2c_sfp1>; + tx-disable-gpios =3D <&sgpio_out 7 2 GPIO_ACTIVE_HIGH>; + los-gpios =3D <&sgpio_in 7 0 GPIO_ACTIVE_HIGH>; + mod-def0-gpios =3D <&sgpio_in 7 1 GPIO_ACTIVE_LOW>; + tx-fault-gpios =3D <&sgpio_in 7 2 GPIO_ACTIVE_HIGH>; + }; + + sfp2: sfp2 { + compatible =3D "sff,sfp"; + i2c-bus =3D <&i2c_sfp2>; + tx-disable-gpios =3D <&sgpio_out 8 2 GPIO_ACTIVE_HIGH>; + los-gpios =3D <&sgpio_in 8 0 GPIO_ACTIVE_HIGH>; + mod-def0-gpios =3D <&sgpio_in 8 1 GPIO_ACTIVE_LOW>; + tx-fault-gpios =3D <&sgpio_in 8 2 GPIO_ACTIVE_HIGH>; + }; + + sfp3: sfp3 { + compatible =3D "sff,sfp"; + i2c-bus =3D <&i2c_sfp3>; + tx-disable-gpios =3D <&sgpio_out 9 2 GPIO_ACTIVE_HIGH>; + los-gpios =3D <&sgpio_in 9 0 GPIO_ACTIVE_HIGH>; + mod-def0-gpios =3D <&sgpio_in 9 1 GPIO_ACTIVE_LOW>; + tx-fault-gpios =3D <&sgpio_in 9 2 GPIO_ACTIVE_HIGH>; + }; +}; + +&gpio { + emmc_sd_pins: emmc-sd-pins { + /* eMMC_SD - CMD, CLK, D0, D1, D2, D3, D4, D5, D6, D7, RSTN */ + pins =3D "GPIO_14", "GPIO_15", "GPIO_16", "GPIO_17", + "GPIO_18", "GPIO_19", "GPIO_20", "GPIO_21", + "GPIO_22", "GPIO_23", "GPIO_24"; + function =3D "emmc_sd"; + }; + + fan_pins: fan-pins { + pins =3D "GPIO_25", "GPIO_26"; + function =3D "fan"; + }; + + fc0_pins: fc0-pins { + pins =3D "GPIO_3", "GPIO_4"; + function =3D "fc"; + }; + + fc2_pins: fc2-pins { + pins =3D "GPIO_64", "GPIO_65", "GPIO_66"; + function =3D "fc"; + }; + + fc3_pins: fc3-pins { + pins =3D "GPIO_55", "GPIO_56"; + function =3D "fc"; + }; + + mdio_pins: mdio-pins { + pins =3D "GPIO_9", "GPIO_10"; + function =3D "miim"; + }; + + mdio_irq_pins: mdio-irq-pins { + pins =3D "GPIO_11"; + function =3D "miim_irq"; + }; + + sgpio_pins: sgpio-pins { + /* SCK, D0, D1, LD */ + pins =3D "GPIO_5", "GPIO_6", "GPIO_7", "GPIO_8"; + function =3D "sgpio_a"; + }; + + usb_ulpi_pins: usb-ulpi-pins { + pins =3D "GPIO_30", "GPIO_31", "GPIO_32", "GPIO_33", + "GPIO_34", "GPIO_35", "GPIO_36", "GPIO_37", + "GPIO_38", "GPIO_39", "GPIO_40", "GPIO_41"; + function =3D "usb_ulpi"; + }; + + usb_rst_pins: usb-rst-pins { + pins =3D "GPIO_12"; + function =3D "usb2phy_rst"; + }; + + usb_over_pins: usb-over-pins { + pins =3D "GPIO_13"; + function =3D "usb_over_detect"; + }; + + usb_power_pins: usb-power-pins { + pins =3D "GPIO_1"; + function =3D "usb_power"; + }; + + ptp_out_pins: ptp-out-pins { + pins =3D "GPIO_58"; + function =3D "ptpsync_4"; + }; + + ptp_ext_pins: ptp-ext-pins { + pins =3D "GPIO_59"; + function =3D "ptpsync_5"; + }; +}; + +&flx0 { + atmel,flexcom-mode =3D ; + status =3D "okay"; +}; + +&flx2 { + atmel,flexcom-mode =3D ; + status =3D "okay"; +}; + +&flx3 { + atmel,flexcom-mode =3D ; + status =3D "okay"; +}; + +&i2c3 { + pinctrl-0 =3D <&fc3_pins>; + pinctrl-names =3D "default"; + i2c-analog-filter; + i2c-digital-filter; + i2c-digital-filter-width-ns =3D <35>; + i2c-sda-hold-time-ns =3D <1500>; + status =3D "okay"; +}; + +&mdio0 { + pinctrl-0 =3D <&mdio_pins>, <&mdio_irq_pins>; + pinctrl-names =3D "default"; + reset-gpios =3D <&gpio 62 GPIO_ACTIVE_LOW>; + status =3D "okay"; + + phy3: phy@3 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <3>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy4: phy@4 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <4>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy5: phy@5 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <5>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy6: phy@6 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <6>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy7: phy@7 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <7>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy8: phy@8 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <8>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy9: phy@9 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <9>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy10: phy@10 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <10>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy11: phy@11 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <11>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy12: phy@12 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <12>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy13: phy@13 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <13>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy14: phy@14 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <14>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy15: phy@15 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <15>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy16: phy@16 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <16>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy17: phy@17 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <17>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy18: phy@18 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <18>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy19: phy@19 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <19>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy20: phy@20 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <20>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy21: phy@21 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <21>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy22: phy@22 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <22>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy23: phy@23 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <23>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy24: phy@24 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <24>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy25: phy@25 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <25>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy26: phy@26 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <26>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy27: phy@27 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <27>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; +}; + +&serdes { + status =3D "okay"; +}; + +&sgpio { + pinctrl-0 =3D <&sgpio_pins>; + pinctrl-names =3D "default"; + microchip,sgpio-port-ranges =3D <0 1>, <6 9>; + status =3D "okay"; + + gpio@0 { + ngpios =3D <128>; + }; + gpio@1 { + ngpios =3D <128>; + }; +}; + +&spi2 { + pinctrl-0 =3D <&fc2_pins>; + pinctrl-names =3D "default"; + cs-gpios =3D <&gpio 63 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&switch { + pinctrl-0 =3D <&ptp_out_pins>, <&ptp_ext_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + + ethernet-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port0: port@0 { + reg =3D <0>; + phy-handle =3D <&phy4>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 0>; + microchip,bandwidth =3D <1000>; + }; + + port1: port@1 { + reg =3D <1>; + phy-handle =3D <&phy5>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 0>; + microchip,bandwidth =3D <1000>; + }; + + port2: port@2 { + reg =3D <2>; + phy-handle =3D <&phy6>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 0>; + microchip,bandwidth =3D <1000>; + }; + + port3: port@3 { + reg =3D <3>; + phy-handle =3D <&phy7>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 0>; + microchip,bandwidth =3D <1000>; + }; + + port4: port@4 { + reg =3D <4>; + phy-handle =3D <&phy8>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 1>; + microchip,bandwidth =3D <1000>; + }; + + port5: port@5 { + reg =3D <5>; + phy-handle =3D <&phy9>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 1>; + microchip,bandwidth =3D <1000>; + }; + + port6: port@6 { + reg =3D <6>; + phy-handle =3D <&phy10>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 1>; + microchip,bandwidth =3D <1000>; + }; + + port7: port@7 { + reg =3D <7>; + phy-handle =3D <&phy11>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 1>; + microchip,bandwidth =3D <1000>; + }; + + port8: port@8 { + reg =3D <8>; + phy-handle =3D <&phy12>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 2>; + microchip,bandwidth =3D <1000>; + }; + + port9: port@9 { + reg =3D <9>; + phy-handle =3D <&phy13>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 2>; + microchip,bandwidth =3D <1000>; + }; + + port10: port@10 { + reg =3D <10>; + phy-handle =3D <&phy14>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 2>; + microchip,bandwidth =3D <1000>; + }; + + port11: port@11 { + reg =3D <11>; + phy-handle =3D <&phy15>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 2>; + microchip,bandwidth =3D <1000>; + }; + + port12: port@12 { + reg =3D <12>; + phy-handle =3D <&phy16>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 3>; + microchip,bandwidth =3D <1000>; + }; + + port13: port@13 { + reg =3D <13>; + phy-handle =3D <&phy17>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 3>; + microchip,bandwidth =3D <1000>; + }; + + port14: port@14 { + reg =3D <14>; + phy-handle =3D <&phy18>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 3>; + microchip,bandwidth =3D <1000>; + }; + + port15: port@15 { + reg =3D <15>; + phy-handle =3D <&phy19>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 3>; + microchip,bandwidth =3D <1000>; + }; + + port16: port@16 { + reg =3D <16>; + phy-handle =3D <&phy20>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 4>; + microchip,bandwidth =3D <1000>; + }; + + port17: port@17 { + reg =3D <17>; + phy-handle =3D <&phy21>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 4>; + microchip,bandwidth =3D <1000>; + }; + + port18: port@18 { + reg =3D <18>; + phy-handle =3D <&phy22>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 4>; + microchip,bandwidth =3D <1000>; + }; + + port19: port@19 { + reg =3D <19>; + phy-handle =3D <&phy23>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 4>; + microchip,bandwidth =3D <1000>; + }; + + port20: port@20 { + reg =3D <20>; + phy-handle =3D <&phy24>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 5>; + microchip,bandwidth =3D <1000>; + }; + + port21: port@21 { + reg =3D <21>; + phy-handle =3D <&phy25>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 5>; + microchip,bandwidth =3D <1000>; + }; + + port22: port@22 { + reg =3D <22>; + phy-handle =3D <&phy26>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 5>; + microchip,bandwidth =3D <1000>; + }; + + port23: port@23 { + reg =3D <23>; + phy-handle =3D <&phy27>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 5>; + microchip,bandwidth =3D <1000>; + }; + + port24: port@24 { + reg =3D <24>; + phys =3D <&serdes 6>; + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp0>; + managed =3D "in-band-status"; + microchip,bandwidth =3D <10000>; + microchip,sd-sgpio =3D <24>; + }; + + port25: port@25 { + reg =3D <25>; + phys =3D <&serdes 7>; + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp1>; + managed =3D "in-band-status"; + microchip,bandwidth =3D <10000>; + microchip,sd-sgpio =3D <28>; + }; + + port26: port@26 { + reg =3D <26>; + phys =3D <&serdes 8>; + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp2>; + managed =3D "in-band-status"; + microchip,bandwidth =3D <10000>; + microchip,sd-sgpio =3D <32>; + }; + + port27: port@27 { + reg =3D <27>; + phys =3D <&serdes 9>; + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp3>; + managed =3D "in-band-status"; + microchip,bandwidth =3D <10000>; + microchip,sd-sgpio =3D <36>; + }; + + port29: port@29 { + reg =3D <29>; + phys =3D <&serdes 11>; + phy-handle =3D <&phy3>; + phy-mode =3D "rgmii-id"; + microchip,bandwidth =3D <1000>; + }; + }; +}; + +&tmon { + pinctrl-0 =3D <&fan_pins>; + pinctrl-names =3D "default"; +}; + +&usart0 { + pinctrl-0 =3D <&fc0_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&usb { + pinctrl-0 =3D <&usb_ulpi_pins>, <&usb_rst_pins>, <&usb_over_pins>, <&usb_= power_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; --=20 2.52.0