From nobody Mon Feb 9 10:26:00 2026 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1F4A3328617 for ; Mon, 29 Dec 2025 15:05:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767020705; cv=none; b=EeHTFIcHbG5xcwKUUCgLOApvakNmhbLgTT5CIS5AkCyI2Jx46xXXOx3ZQn6tJhyTrRMxWmzQfO1IGpMhm0nEFPCQO4+lk0m3soCOB2vhOVUm/NudXyVDkAayc6dbwAmE9z2y4Adv9zqCMwgMniJ9vUZXKkaWaZYF11DuKmPngNc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767020705; c=relaxed/simple; bh=uy3Xr29AWJi2xNz3CXxn+ocM6IV5b9F7no2Gink9n+k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=m3aCElk8HkJCs3CHxqx9wM53iTvDe8useNDJ3ZES65DdYdjmLN0+ezhldGDfDaTthhpYjqUjGeDIxiJ7dBMbLvzYcHzuyG/D55rxj7DCFNTs6tdlBNMUMBUI0BuFefuIdCvzwiSoZP7WzTI5KO8Q8hXI4+EtiOWom23vlNIXTAk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hz7lhwHE; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hz7lhwHE" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-432755545fcso1732076f8f.1 for ; Mon, 29 Dec 2025 07:05:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767020701; x=1767625501; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=cjlykm9S0zX68BzphJ+I042wVupIRQF5TQAMaP+mEhs=; b=hz7lhwHE9ftQue4DkRxJK5dFbOyuJ7dsUUNTgbyS0nndy3fGdzVLyHUsbbm2FThRrk UbDqGKYZCYHCt7xpK9L3lyKrQ2AG+N/rlCQdkkWMsW4lQbZxNqwymLM18KB0XVRI36Fi yjq8S3ylSlWveoRZtjWcjnDRquHQynUkAM+FxyRqox+hk2pcI08hWo3CujOIlWtS8NZP hAyg9aIhuK8OS38gCsjXUSr7sASL8YTg0HexnBq9o0f/inUf3Eki3LDD0LUXlbpr4jJb RlPfFzITygXFoiNWhVlh79AldB9/NF/J1qE41L91EDc/mrRXlKF/oV3gLpyHsJ4oVgKW elWw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767020701; x=1767625501; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=cjlykm9S0zX68BzphJ+I042wVupIRQF5TQAMaP+mEhs=; b=B71pDY54xXVzvxyVi3ryfCAq3KB6v8xII2OQfpDuCEF1/u+UliBILOTVsN0AhDGCAI T4NXVOoxvv8g8QDsIAqGzgBnSZZRzDibQ9w8FIzqLtjvmYa8Cy8U6enLwrzH/0KTS8w9 QcwWDsCrAeeZNuQQ40qI11ocbB3QGIba5JQrmPWPvnHL1lxUh7T8O7MF0I+C5+Wiad1P L4zwP1RQNGTJ+/m3/dgHyCVb5v8UexG3sH7OWSCyCbD1D144JP5CYg4O9vafq5MS0z45 mBUjsYqKO7SIBLgN/+WnS8+HVyHaDgE6eFmr3alPTXw661hinhLtIltaDjtEkhfxGdVa /RyQ== X-Forwarded-Encrypted: i=1; AJvYcCXAU9iIUweUtk1yiKSTR6WWBYyqSmUe4TrcNTFUAgAfKzV2gAXVU/+3r6fktdh6wEyfoaG5ZKtvLF48BcI=@vger.kernel.org X-Gm-Message-State: AOJu0YwaBc4hoJKz/fvM42QLXlpD03LAyTbzEatuRLmIvS9RSa7mVrky VgCsJNmmQTv5bFkde4Q9TtYkc4N/NzlmN2TXdTw/Py8JsS1SOzMgsbfW X-Gm-Gg: AY/fxX65eW0UAUd7qvZQjgfDZ0g6ZLkEUHdZAxocRndoMqwBmqJ0HsEqlFLNdMioYzI SC5sy/vPbzGE+C2qCxiJ1ccZ8OCnlee2mrl0PXN6mnM1S7sT+pWPHXRv4W0Sas667Yw30o0k1tU h/QzEYh7BTySZ9CpZM9zyMCRxeBaUitnjwXcc4mcQ3jEq3HTcFyr7zVnEkkvLi0FNo4c213CxNe NyizC+0eIxFgQm7tWCVSdItqiKSInFHO1AgMhO6akEezJU/mIpdhvoXneAMOEeG9EeaF1KLS+OY p0sq7QL6fL4SzJWbsFKjXaK6qIrE++01lJtyIPx9hNakHzgFrWeGLoLEXNhIDUFx4kaDB8rC/Js SHVNvSbGM2Tb3e1LtbPm3MGg+8MEVhbRNhIOyHr68C+TMtpZvudqNsip3Qwn1hYjAYv5mVVBG29 SfkSxncMM0o56Cd8vIWotURIun7Vnsh9dpIAn4P2XOxMG/tUA3L/qxA+dH6x2+Vb+zQGguCj4FY bbCNmGERRVh1v+2ixhG X-Google-Smtp-Source: AGHT+IEsH1Kl22tPhtwzG7HkfnTFNS+oMLzWtDgyaACuU5/+7YMIk5MX2Wf+5WXvIA03DMlieIVoCw== X-Received: by 2002:a5d:5451:0:b0:432:5bac:3914 with SMTP id ffacd0b85a97d-4325bac39a8mr23668866f8f.40.1767020701161; Mon, 29 Dec 2025 07:05:01 -0800 (PST) Received: from Lord-Beerus.station (net-5-94-28-220.cust.vodafonedsl.it. [5.94.28.220]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4325d10cc48sm52899902f8f.16.2025.12.29.07.05.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 07:05:00 -0800 (PST) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Alexander Stein , Dario Binacchi , Primoz Fiser , Yannic Moog , Markus Niebel , Josua Mayer , Francesco Dolcini , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v1 3/3] arm64: dts: imx95-var-dart: Add support for Variscite Sonata board Date: Mon, 29 Dec 2025 16:04:11 +0100 Message-ID: <20251229150421.57616-4-stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251229150421.57616-1-stefano.r@variscite.com> References: <20251229150421.57616-1-stefano.r@variscite.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Add device tree support for the Variscite Sonata carrier board with the DART-MX95 system on module. The Sonata board includes - uSD Card support - USB ports and OTG - Additional Gigabit Ethernet interface - 10Gb Ethernet SFP+ connector - Uart interfaces - OV5640 Camera support - GPIO Expanders - RTC module - TPM module - PCIE support Link: https://variscite.com/carrier-boards/sonata-board/ Signed-off-by: Stefano Radaelli --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../dts/freescale/imx95-var-dart-sonata.dts | 588 ++++++++++++++++++ 2 files changed, 589 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-var-dart-sonata.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index f30d3fd724d0..411f86013ec6 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -404,6 +404,7 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-evk.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-evk-sof.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-toradex-smarc-dev.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-tqma9596sa-mb-smarc-2.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx95-var-dart-sonata.dtb =20 imx95-15x15-evk-pcie0-ep-dtbs =3D imx95-15x15-evk.dtb imx-pcie0-ep.dtbo dtb-$(CONFIG_ARCH_MXC) +=3D imx95-15x15-evk-pcie0-ep.dtb diff --git a/arch/arm64/boot/dts/freescale/imx95-var-dart-sonata.dts b/arch= /arm64/boot/dts/freescale/imx95-var-dart-sonata.dts new file mode 100644 index 000000000000..ac7544831b24 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-var-dart-sonata.dts @@ -0,0 +1,588 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Variscite Sonata carrier board for DART-MX95 + * + * Link: https://variscite.com/carrier-boards/sonata-board/ + * + * Copyright (C) 2025 Variscite Ltd. - https://www.variscite.com/ + * + */ + +#include "imx95-var-dart.dtsi" + +/ { + model =3D "Variscite DART-MX95 on Sonata-Board"; + compatible =3D "variscite,var-dart-mx95-sonata", + "variscite,var-dart-mx95", + "fsl,imx95"; + + aliases { + mmc0 =3D &usdhc1; + mmc1 =3D &usdhc2; + serial0 =3D &lpuart1; + ethernet0 =3D &enetc_port0; + ethernet1 =3D &enetc_port1; + ethernet2 =3D &enetc_port2; + }; + + chosen { + stdout-path =3D &lpuart1; + }; + + typec_con: connector { + compatible =3D "usb-c-connector"; + data-role =3D "dual"; + label =3D "USB-C"; + op-sink-microwatt =3D <0>; + power-role =3D "dual"; + self-powered; + sink-pdos =3D ; + source-pdos =3D ; + try-power-role =3D "sink"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + typec_con_hs: endpoint { + remote-endpoint =3D <&usb3_data_hs>; + }; + }; + + port@1 { + reg =3D <1>; + typec_con_ss: endpoint { + remote-endpoint =3D <&usb3_data_ss>; + }; + }; + }; + }; + + clk_osc_can0: clock-osc-40m { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <40000000>; + }; + + gpio-leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_gpio_leds>; + + led-heartbeat { + label =3D "Heartbeat"; + gpios =3D <&gpio3 27 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + + button-back { + label =3D "Back"; + linux,code =3D ; + gpios =3D <&pca6408_1 7 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + + button-up { + label =3D "Up"; + linux,code =3D ; + gpios =3D <&pca6408_1 5 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + + button-home { + label =3D "Home"; + linux,code =3D ; + gpios =3D <&pca6408_1 4 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + + button-down { + label =3D "Down"; + linux,code =3D ; + gpios =3D <&pca6408_1 6 GPIO_ACTIVE_LOW>; + wakeup-source; + }; + }; + + reg_usdhc2_vmmc: regulator-vmmc-usdhc2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + regulator-name =3D "VDD_SD2_3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio3 7 GPIO_ACTIVE_HIGH>; + off-on-delay-us =3D <12000>; + enable-active-high; + }; + + reg_phy1_supply: regulator-phy1 { + compatible =3D "regulator-fixed"; + regulator-name =3D "SUPPLY_PHY1"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&pca6408_2 0 GPIO_ACTIVE_LOW>; + startup-delay-us =3D <10000>; + enable-active-high; + regulator-always-on; + }; +}; + +&enetc_port1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_enetc1>; + phy-handle =3D <ðphy1>; + /* + * The required RGMII TX and RX 2ns delays are implemented directly + * in hardware via passive delay elements on the SOM PCB. + * No delay configuration is needed in software via PHY driver. + */ + phy-mode =3D "rgmii"; + status =3D "okay"; +}; + +&enetc_port2 { + phy-mode =3D "10gbase-r"; + status =3D "okay"; + + fixed-link { + speed =3D <10000>; + full-duplex; + link-gpios =3D <&pca9534 1 GPIO_ACTIVE_LOW>; + }; +}; + +&flexcan1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_flexcan1>; + status =3D "okay"; +}; + +&lpi2c3 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default", "gpio", "sleep"; + pinctrl-0 =3D <&pinctrl_lpi2c3>; + pinctrl-1 =3D <&pinctrl_lpi2c3_gpio>; + pinctrl-2 =3D <&pinctrl_lpi2c3_gpio>; + scl-gpios =3D <&gpio2 28 GPIO_ACTIVE_HIGH>; + sda-gpios =3D <&gpio2 29 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + /* DS1337 RTC module */ + rtc@68 { + compatible =3D "dallas,ds1337"; + reg =3D <0x68>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_rtc>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <12 IRQ_TYPE_EDGE_FALLING>; + wakeup-source; + }; + + /* Capacitive touch controller */ + ft5x06_ts: ft5x06_ts@38 { + compatible =3D "edt,edt-ft5206"; + reg =3D <0x38>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_captouch>; + reset-gpios =3D <&pca6408_2 4 GPIO_ACTIVE_LOW>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <13 IRQ_TYPE_EDGE_FALLING>; + touchscreen-size-x =3D <800>; + touchscreen-size-y =3D <480>; + touchscreen-inverted-x; + touchscreen-inverted-y; + wakeup-source; + }; + + pca9534: gpio@22 { + compatible =3D "nxp,pca9534"; + reg =3D <0x22>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <17 IRQ_TYPE_LEVEL_LOW>; + + pcie2-sel-hog { + gpio-hog; + gpios =3D <6 GPIO_ACTIVE_HIGH>; + output-low; + line-name =3D "pcie-clk-sw"; + }; + + sfp-sel-hog { + gpio-hog; + gpios =3D <5 GPIO_ACTIVE_HIGH>; + output-high; + line-name =3D "sfp-sw"; + }; + }; + + typec@3d { + compatible =3D "nxp,ptn5150"; + reg =3D <0x3d>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ptn5150>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <14 IRQ_TYPE_LEVEL_HIGH>; + + port { + typec_dr_sw: endpoint { + remote-endpoint =3D <&usb3_drd_sw>; + }; + }; + }; +}; + +&lpi2c4 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pinctrl_lpi2c4>; + pinctrl-1 =3D <&pinctrl_lpi2c4>; + status =3D "okay"; +}; + +&lpi2c8 { + pca6408_1: gpio@20 { + compatible =3D "nxp,pcal6408"; + reg =3D <0x20>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <17 IRQ_TYPE_LEVEL_LOW>; + }; + + pca6408_2: gpio@21 { + compatible =3D "nxp,pcal6408"; + reg =3D <0x21>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <17 IRQ_TYPE_LEVEL_LOW>; + }; + + st33ktpm2xi2c: tpm@2e { + compatible =3D "st,st33ktpm2xi2c", "tcg,tpm-tis-i2c"; + reg =3D <0x2e>; + }; +}; + +&lpspi7 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_lpspi7>; + cs-gpios =3D <&gpio2 4 GPIO_ACTIVE_LOW>; + status =3D "okay"; + + /* Resistive touch controller */ + ads7846@0 { + compatible =3D "ti,ads7846"; + reg =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_restouch>; + interrupt-parent =3D <&gpio2>; + interrupts =3D <24 IRQ_TYPE_EDGE_FALLING>; + pendown-gpio =3D <&gpio2 24 GPIO_ACTIVE_LOW>; + spi-max-frequency =3D <1500000>; + ti,x-min =3D /bits/ 16 <125>; + ti,x-max =3D /bits/ 16 <4008>; + ti,y-min =3D /bits/ 16 <282>; + ti,y-max =3D /bits/ 16 <3864>; + ti,x-plate-ohms =3D /bits/ 16 <180>; + ti,pressure-max =3D /bits/ 16 <255>; + ti,debounce-max =3D /bits/ 16 <10>; + ti,debounce-tol =3D /bits/ 16 <3>; + ti,debounce-rep =3D /bits/ 16 <1>; + ti,settle-delay-usec =3D /bits/ 16 <150>; + ti,keep-vref-on; + wakeup-source; + }; +}; + +/* Console */ +&lpuart1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart1>; + status =3D "okay"; +}; + +/* Header (J12.4, J12.6) */ +&lpuart8 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart8>; + status =3D "okay"; +}; + +&netc_emdio { + + ethphy1: ethernet-phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <1>; + reset-gpios =3D <&pca6408_2 0 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <10000>; + reset-deassert-us =3D <100000>; + + leds { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@0 { + reg =3D <0>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + + led@1 { + reg =3D <1>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + }; + }; +}; + +&pcie0 { + reset-gpio =3D <&pca6408_2 3 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&pcie1 { + reset-gpio =3D <&pca6408_2 2 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&scmi_iomuxc { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_hog>; + + pinctrl_hog: hoggrp { + fsl,pins =3D < + /* GPIO Expanders shared IRQ */ + IMX95_PAD_GPIO_IO37__GPIO5_IO_BIT17 0x31e + >; + }; + + pinctrl_captouch: captouchgrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO33__GPIO5_IO_BIT13 0x31e + >; + }; + + pinctrl_enetc1: enetc1grp { + fsl,pins =3D < + IMX95_PAD_ENET2_TXC__NETCMIX_TOP_ETH1_RGMII_TX_CLK 0x57e + IMX95_PAD_ENET2_TX_CTL__NETCMIX_TOP_ETH1_RGMII_TX_CTL 0x57e + IMX95_PAD_ENET2_TD3__NETCMIX_TOP_ETH1_RGMII_TD3 0x57e + IMX95_PAD_ENET2_TD2__NETCMIX_TOP_ETH1_RGMII_TD2 0x57e + IMX95_PAD_ENET2_TD1__NETCMIX_TOP_ETH1_RGMII_TD1 0x57e + IMX95_PAD_ENET2_TD0__NETCMIX_TOP_ETH1_RGMII_TD0 0x57e + IMX95_PAD_ENET2_RXC__NETCMIX_TOP_ETH1_RGMII_RX_CLK 0x57e + IMX95_PAD_ENET2_RX_CTL__NETCMIX_TOP_ETH1_RGMII_RX_CTL 0x57e + IMX95_PAD_ENET2_RD0__NETCMIX_TOP_ETH1_RGMII_RD0 0x57e + IMX95_PAD_ENET2_RD1__NETCMIX_TOP_ETH1_RGMII_RD1 0x57e + IMX95_PAD_ENET2_RD2__NETCMIX_TOP_ETH1_RGMII_RD2 0x57e + IMX95_PAD_ENET2_RD3__NETCMIX_TOP_ETH1_RGMII_RD3 0x37e /* Enable pull-= up to strap MXL86110 MDIO address */ + >; + }; + + pinctrl_flexcan1: flexcan1grp { + fsl,pins =3D < + IMX95_PAD_PDM_CLK__AONMIX_TOP_CAN1_TX 0x39e + IMX95_PAD_PDM_BIT_STREAM0__AONMIX_TOP_CAN1_RX 0x39e + >; + }; + + pinctrl_gpio_leds: ledgrp { + fsl,pins =3D < + IMX95_PAD_CCM_CLKO2__GPIO3_IO_BIT27 0x31e + >; + }; + + pinctrl_lpi2c3: lpi2c3grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO28__LPI2C3_SDA 0x40000b9e + IMX95_PAD_GPIO_IO29__LPI2C3_SCL 0x40000b9e + >; + }; + + pinctrl_lpi2c3_gpio: lpi2c3gpiogrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO28__GPIO2_IO_BIT28 0x31e + IMX95_PAD_GPIO_IO29__GPIO2_IO_BIT29 0x31e + >; + }; + + pinctrl_lpi2c4: lpi2c4grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO30__LPI2C4_SDA 0x40000b9e + IMX95_PAD_GPIO_IO31__LPI2C4_SCL 0x40000b9e + >; + }; + + pinctrl_lpspi7: lpspi7grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO04__GPIO2_IO_BIT4 0x3fe /* j16.4 ADS7846 */ + IMX95_PAD_UART2_TXD__AONMIX_TOP_GPIO1_IO_BIT7 0x3fe /* j14.4 MCP2518= FDT */ + IMX95_PAD_XSPI1_DATA4__GPIO5_IO_BIT4 0x3fe /* j25.2 spidev */ + IMX95_PAD_GPIO_IO05__LPSPI7_SIN 0x3fe + IMX95_PAD_GPIO_IO06__LPSPI7_SOUT 0x3fe + IMX95_PAD_GPIO_IO07__LPSPI7_SCK 0x3fe + >; + }; + + pinctrl_ptn5150: ptn5150grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO34__GPIO5_IO_BIT14 0x31e + >; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + fsl,pins =3D < + IMX95_PAD_SD2_RESET_B__GPIO3_IO_BIT7 0x31e + >; + }; + + pinctrl_restouch: restouchgrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO24__GPIO2_IO_BIT24 0x31e + >; + }; + + pinctrl_rtc: rtcgrp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO32__GPIO5_IO_BIT12 0x31e + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + IMX95_PAD_UART1_RXD__AONMIX_TOP_LPUART1_RX 0x31e + IMX95_PAD_UART1_TXD__AONMIX_TOP_LPUART1_TX 0x31e + >; + }; + + pinctrl_uart8: uart8grp { + fsl,pins =3D < + IMX95_PAD_GPIO_IO13__LPUART8_RX 0x31e + IMX95_PAD_GPIO_IO12__LPUART8_TX 0x31e + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + IMX95_PAD_SD2_CD_B__GPIO3_IO_BIT0 0x31e + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + IMX95_PAD_SD2_CLK__USDHC2_CLK 0x158e + IMX95_PAD_SD2_CMD__USDHC2_CMD 0x138e + IMX95_PAD_SD2_DATA0__USDHC2_DATA0 0x138e + IMX95_PAD_SD2_DATA1__USDHC2_DATA1 0x138e + IMX95_PAD_SD2_DATA2__USDHC2_DATA2 0x138e + IMX95_PAD_SD2_DATA3__USDHC2_DATA3 0x138e + IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + IMX95_PAD_SD2_CLK__USDHC2_CLK 0x158e + IMX95_PAD_SD2_CMD__USDHC2_CMD 0x138e + IMX95_PAD_SD2_DATA0__USDHC2_DATA0 0x138e + IMX95_PAD_SD2_DATA1__USDHC2_DATA1 0x138e + IMX95_PAD_SD2_DATA2__USDHC2_DATA2 0x138e + IMX95_PAD_SD2_DATA3__USDHC2_DATA3 0x138e + IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + IMX95_PAD_SD2_CLK__USDHC2_CLK 0x15fe + IMX95_PAD_SD2_CMD__USDHC2_CMD 0x13fe + IMX95_PAD_SD2_DATA0__USDHC2_DATA0 0x13fe + IMX95_PAD_SD2_DATA1__USDHC2_DATA1 0x13fe + IMX95_PAD_SD2_DATA2__USDHC2_DATA2 0x13fe + IMX95_PAD_SD2_DATA3__USDHC2_DATA3 0x13fe + IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; +}; + +&usb2 { + dr_mode =3D "host"; + adp-disable; + hnp-disable; + srp-disable; + disable-over-current; + status =3D "okay"; +}; + +&usb3 { + status =3D "okay"; +}; + +&usb3_dwc3 { + dr_mode =3D "otg"; + hnp-disable; + srp-disable; + adp-disable; + usb-role-switch; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; + status =3D "okay"; + + port { + usb3_drd_sw: endpoint { + remote-endpoint =3D <&typec_dr_sw>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + usb3_data_hs: endpoint { + remote-endpoint =3D <&typec_con_hs>; + }; + }; + + port@1 { + reg =3D <1>; + usb3_data_ss: endpoint { + remote-endpoint =3D <&typec_con_ss>; + }; + }; + }; +}; + +&usb3_phy { + fsl,phy-pcs-tx-deemph-3p5db-attenuation-db =3D <17>; + fsl,phy-pcs-tx-swing-full-percent =3D <100>; + fsl,phy-tx-preemp-amp-tune-microamp =3D <600>; + fsl,phy-tx-vboost-level-microvolt =3D <1156>; + status =3D "okay"; +}; + +&usdhc2 { + pinctrl-names =3D "default","state_100mhz","state_200mhz","sleep"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio3 0 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <®_usdhc2_vmmc>; + bus-width =3D <4>; + status =3D "okay"; +}; --=20 2.47.3