From nobody Sat Feb 7 17:04:36 2026 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A2B0632A3C3 for ; Mon, 29 Dec 2025 14:55:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767020136; cv=none; b=qwhnkfITvx9iNkaDP5U3mg9m6KijpzHB06dryxqRh3Ts/7O0Ou2jYIVr8/MrSGnBxn0WVdIfBEFnsILSCdFb80/z2oywQ4Hc8++c8T0sWBWWPC17XWEKzGvvcGTdhDMItHF9mYElIPsWUO9zzn7ENjmEh+FIf3B6ZFdxgd06la4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767020136; c=relaxed/simple; bh=OGLBdBSIOl/MhJ8GSEViWbYQdr4diYSrviffLN6Oxk0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=WOJoFrCpnd2qfnzeuhAfqIbyaAKs4W2lKCOMpXwqCXmcdoDqpLADaOB5BYwrRavl5CfsL+DG+/sdQPafQcxMBfbRJ0xSvLNDo11BHzKNoeu3/XyqkX+bnfomtli0GvdIP1i2g7IkMU5DEN84PpXAyzQi8dCytZWrBqW2BccDeCo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=izqPmlmE; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="izqPmlmE" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-2a09757004cso117147665ad.3 for ; Mon, 29 Dec 2025 06:55:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767020134; x=1767624934; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=c3Rvbx0SUF5LIMmW++u/8q0FjAyi1zNAmH9287WODhQ=; b=izqPmlmEHvyn9HWRMDH8n77K9Ukov1uXGlItCxTG8sNg5l688Jmr5CjVwK3VoiHnuX M14RTEVl3wYbruzxYME1OnIMdaItSr6gggI8df5DGsLH/5KoyghKIW7inOedm39W83pf OkwIZt0sZRnAOkfKfpkkWNAm4BAn1a1S88ZKR1/kNvFEq3r1GHhRAVxxdWhf8joRHBwK rePuL+24J4rqPpcOg2XUO7SeUUEFXaC1WwVS1D3Uj3xQZgQWtmWiqlb4WXHd2gu6413r SIsN4Xz9Poaf5b+vgJy45KJ0icF4jzHEbOmKa6oJKDI1eg5nHBt2Zu119Nvd0XubV+Ci bM8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767020134; x=1767624934; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=c3Rvbx0SUF5LIMmW++u/8q0FjAyi1zNAmH9287WODhQ=; b=hvl/FuKqtTvpbuOjY2VHlecwzS9uRiUeDyrtdgQtWvHBpCQqknZZvtOZWlBfk1pLad V7dBcoCSWMnQEntiQ66x/8od2DMipmiGnNtfnjIjajz81ASN/hR3QRnbVWaNHFlujk8W b5ve8h+hfBLDoC/mEd4z5msCUJ44ZfpRonIUFUQJpgXe9H8Vqrzs5Ew9lKny3QiWZeoy qr1kpJGbx06LU4kSc+cv4KfXyWazOtfTHHj+CXTlDFbc7yfioIw3p1QylvYmdVOIMzFV ICkNmYliyt4geEtisNSUDf720b922rQL8D2g9daQlrpeCZpm5y+cr/fQ9Jg5Qrt0KUoB OhNA== X-Forwarded-Encrypted: i=1; AJvYcCWb+aYGSvYal+IvZcfVlnhRuLH61jthTkwCQlpnxrzmUaO94T31uO9kSM/LlPc7oOyRBhXBsz27QlPg4h0=@vger.kernel.org X-Gm-Message-State: AOJu0Ywb8nvyR0hE2IZOAX5OdsjcboO5k63L3wzn2WjcxhcstPq68OOG SoDU3VzLKqVXiIOc/8A0HY4Trh+ploUWG+kH7Eq5odzD38c4jQxqlubl X-Gm-Gg: AY/fxX5ZniSx94O1hVUDVyKjHS+m59Y5e6hJvjXmqj8gVU0vhcz3ikxj/zYZJHipQTR J+51jzjjm2Q15LdsrMNMlP675LJs7RfBvWMlZAj4KxdNz6uLQvP1sIceQjx6aw3O9gylXIRTiJ1 GiYXwU0dKvymhduVSBB4ucnw4Uf/gJTk7VFdTDOhGEZSib8vr1DdCTU5tzmW7jPJgDFyLIwJ9K1 dqYu+l6RqBeNll9p7htTWXH/HA9Kno187C28/1dxmVKOn/L7cvDC7FLYdMj8vzsZ8ecDRcbd7bV OtfCjymw//R9Yx8OGnV5c8lpyOmOgXsrDuvlMYY+orQshLVcwrd7mHXjjUT94v3tarnpqXN0ana hjQWQW/+PZClE0Dk5ZzsaJTCOLcKhLEvIcLKDPSJDXz3KjzCDVKkarChP0CU1fNxHEn1anqxjFM Arluqy2pEAIJbn2jY9QMdoqOpFXDC7XFJ4 X-Google-Smtp-Source: AGHT+IHCF/iIi9x1kfokHvV7XRjScNJIW1j4ikCcQAyZ1AHZ+5mJnfca+Vk/PMrdq42tlxFbIXPYAg== X-Received: by 2002:a17:903:ac4:b0:2a0:d5bf:b27c with SMTP id d9443c01a7336-2a2f2a4f768mr268011635ad.45.1767020133688; Mon, 29 Dec 2025 06:55:33 -0800 (PST) Received: from Black-Pearl.localdomain ([122.164.226.1]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2a2f3d76ceesm279217045ad.91.2025.12.29.06.55.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Dec 2025 06:55:33 -0800 (PST) From: Charan Pedumuru Date: Mon, 29 Dec 2025 14:31:12 +0000 Subject: [PATCH v2] dt-bindings: mtd: nvidia,tegra20-nand: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251229-nvidia-nand-v2-1-b697d9724b0b@gmail.com> X-B4-Tracking: v=1; b=H4sIAK+QUmkC/1XMQQrCMBCF4auUWRvJjNFWV95DuojJ2A7YVBIJS sndjcWNy//B+xZIHIUTnJoFImdJMocatGnAjTYMrMTXBtK0R42oQhYvVgUbvNJknGstd1dtoT4 ekW/yWrVLX3uU9Jzje8Uzftefs9N/TkaFqj2gYTTU0ZHOw2TlvnXzBH0p5QNygrCHpgAAAA== X-Change-ID: 20251011-nvidia-nand-024cc7ae8b0a To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Stefan Agner , Lucas Stach Cc: linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Convert NVIDIA Tegra NAND Flash Controller binding to YAML format. Changes during Conversion: - Define new properties `power-domains` and `operating-points-v2` because the existing in tree DTS uses them. Signed-off-by: Charan Pedumuru Reviewed-by: Krzysztof Kozlowski --- Changes in v2: - Edited the commit description to match the updated changes. - Modified the description for the YAML. - Removed all the duplicated properties, defined a proper ref for both pare= nt and child nodes. - Removed unnecessary properties from the required following the old text binding. - Link to v1: https://lore.kernel.org/r/20251030-nvidia-nand-v1-1-7614e1428= 292@gmail.com --- .../bindings/mtd/nvidia,tegra20-nand.yaml | 107 +++++++++++++++++= ++++ .../bindings/mtd/nvidia-tegra20-nand.txt | 64 ------------ 2 files changed, 107 insertions(+), 64 deletions(-) diff --git a/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml= b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml new file mode 100644 index 000000000000..f34eaad67e11 --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml @@ -0,0 +1,107 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/nvidia,tegra20-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra NAND Flash Controller + +maintainers: + - Jonathan Hunter + +allOf: + - $ref: nand-controller.yaml + +description: + The NVIDIA NAND controller provides an interface between NVIDIA SoCs + and raw NAND flash devices. It supports standard NAND operations, + hardware-assisted ECC, OOB data access, and DMA transfers, and + integrates with the Linux MTD NAND subsystem for reliable flash manageme= nt. + +properties: + compatible: + const: nvidia,tegra20-nand + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: nand + + resets: + maxItems: 1 + + reset-names: + items: + - const: nand + + power-domains: + maxItems: 1 + + operating-points-v2: + maxItems: 1 + +patternProperties: + "^nand@[0-5]$": + type: object + description: Individual NAND chip connected to the NAND controller + $ref: raw-nand-chip.yaml# + + patternProperties: + "^partition@[0-9a-f]+$": + description: + Optional MTD partitions for the NAND chip, as defined in mtd.yaml + $ref: mtd.yaml# + + required: + - reg + + unevaluatedProperties: false + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - resets + - reset-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + nand-controller@70008000 { + compatible =3D "nvidia,tegra20-nand"; + reg =3D <0x70008000 0x100>; + interrupts =3D ; + clocks =3D <&tegra_car TEGRA20_CLK_NDFLASH>; + clock-names =3D "nand"; + resets =3D <&tegra_car 13>; + reset-names =3D "nand"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + nand@0 { + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-bus-width =3D <8>; + nand-on-flash-bbt; + nand-ecc-algo =3D "bch"; + nand-ecc-strength =3D <8>; + wp-gpios =3D <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>; + }; + }; +... diff --git a/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt = b/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt deleted file mode 100644 index 4a00ec2b2540..000000000000 --- a/Documentation/devicetree/bindings/mtd/nvidia-tegra20-nand.txt +++ /dev/null @@ -1,64 +0,0 @@ -NVIDIA Tegra NAND Flash controller - -Required properties: -- compatible: Must be one of: - - "nvidia,tegra20-nand" -- reg: MMIO address range -- interrupts: interrupt output of the NFC controller -- clocks: Must contain an entry for each entry in clock-names. - See ../clocks/clock-bindings.txt for details. -- clock-names: Must include the following entries: - - nand -- resets: Must contain an entry for each entry in reset-names. - See ../reset/reset.txt for details. -- reset-names: Must include the following entries: - - nand - -Optional children nodes: -Individual NAND chips are children of the NAND controller node. Currently -only one NAND chip supported. - -Required children node properties: -- reg: An integer ranging from 1 to 6 representing the CS line to use. - -Optional children node properties: -- nand-ecc-mode: String, operation mode of the NAND ecc mode. Currently on= ly - "hw" is supported. -- nand-ecc-algo: string, algorithm of NAND ECC. - Supported values with "hw" ECC mode are: "rs", "bch". -- nand-bus-width : See nand-controller.yaml -- nand-on-flash-bbt: See nand-controller.yaml -- nand-ecc-strength: integer representing the number of bits to correct - per ECC step (always 512). Supported strength using HW ECC - modes are: - - RS: 4, 6, 8 - - BCH: 4, 8, 14, 16 -- nand-ecc-maximize: See nand-controller.yaml -- nand-is-boot-medium: Makes sure only ECC strengths supported by the boot= ROM - are chosen. -- wp-gpios: GPIO specifier for the write protect pin. - -Optional child node of NAND chip nodes: -Partitions: see mtd.yaml - - Example: - nand-controller@70008000 { - compatible =3D "nvidia,tegra20-nand"; - reg =3D <0x70008000 0x100>; - interrupts =3D ; - clocks =3D <&tegra_car TEGRA20_CLK_NDFLASH>; - clock-names =3D "nand"; - resets =3D <&tegra_car 13>; - reset-names =3D "nand"; - - nand@0 { - reg =3D <0>; - #address-cells =3D <1>; - #size-cells =3D <1>; - nand-bus-width =3D <8>; - nand-on-flash-bbt; - nand-ecc-algo =3D "bch"; - nand-ecc-strength =3D <8>; - wp-gpios =3D <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>; - }; - }; --- base-commit: 43edce71d70c603d3f3f1b1c886f65cd02d80c24 change-id: 20251011-nvidia-nand-024cc7ae8b0a Best regards, --=20 Charan Pedumuru