From nobody Sat Feb 7 18:20:45 2026 Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27ACC277CA5 for ; Sun, 28 Dec 2025 06:35:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766903715; cv=none; b=AT7/ra38giHg2ffrnk+VWldA32o8s/yE3WsY7Y1h93PvTqPa0c+8Ef7ESpwtE2tRDEN8yE9QS2E2hbNz6cgA2Uv7Q5pezz2BjQwnzQ5PTbiqGGiA/Zccx3veGKLr4IqxjgnGsx95L++tVvgzlSWgABK56PU9KzObT/8fGUwNvXU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766903715; c=relaxed/simple; bh=rS2h+ZCMdpPwTIzNg0Jb7vTkc8+4gj++h6kcd7OKP+s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jL8a9g+LvorvRrW6xQ5iDBmzucJfpISBnVgxNKEgXpZlX6rmjl+iysye2nyXZfwFF5nIpd8cQAF/7ieRlO9SHY6VDhXxzwNvAwFAoEbNRkej+XhxzWkKWtWkcIhKpGL+O/pZqKYpYAI/ptAC4yQVUhMmNnd86AeM/UAYNdGDIak= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fMgrTEFM; arc=none smtp.client-ip=209.85.167.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fMgrTEFM" Received: by mail-lf1-f45.google.com with SMTP id 2adb3069b0e04-59911cb8c3cso9110078e87.2 for ; Sat, 27 Dec 2025 22:35:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1766903711; x=1767508511; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nRYg9SV9y5XYK7dTy3OiE1QQQSIADoBHA5Qhld4xKiQ=; b=fMgrTEFM6MyMcIUbjUXBogOWMHsMfaM5Q23IDJUtPiqUBnUDlD8IOcChCyJY3iMRN/ p/BzpAT1/dJQ+So7M9bKVuzTvhs17w6vsfFd/nytChsc4pTaWdhQPRLuXW8E+I2ecxMt Z6OCPfwxsEoPlMbenZlQbdx5oBhOrJD1BB3H0Jcl93WB/jAvvz4dA8sYhgZTxc8BZ7mj XH5PfMgK+VSVR5/70xwKNT8kSW++Q8nUgXx+QWLL/VZMTwDsAiLDjbRPVAiWZH44HmQe aqay0bqqMSe7DNyw5KlDpLf6TiwAm2rRsVKxbqBmE/9RouZPEJmaxEjwWr5ka86MhElv TwbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766903711; x=1767508511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=nRYg9SV9y5XYK7dTy3OiE1QQQSIADoBHA5Qhld4xKiQ=; b=pdN+UgvcMm8HZb2DriV00LMYwbdtQz1K68dF2zDYxa6Nq86mSya3G9DvOzV6bmeFKn 1nkJqYZv+YmdlmmpVw9HLH+Tj9kB1fgSUKWJ0uev3XLNxBHxDhK8CpyXEdaribuJR6dk E8nYmMalWMDVppLVmMhioLuZvYcoUMcXWrLmnoKV1rPAHUCMsOD/jxi5Li8u9EUdPZTK TJiq41P3njQmiSYT/tlDyyAY0DKPa42CcTLBPs2kvhrNDOBu91IidVwCUEmj7cCtqRgA RelkgIcHpMxohH/fVy2ZwMZTKLzL/Cim2RgWveRmDSKJ9cKmWtbOoqy0VnSaTmXoUqgW SA6Q== X-Forwarded-Encrypted: i=1; AJvYcCU529mOdkNqMCD8Gb5M4xDry/uZK0brsf2HYkDHCaR9ASnNBNNHXzIQmscWNb06WJcrm/SFXr8g8LmCSW8=@vger.kernel.org X-Gm-Message-State: AOJu0Yx6WcONktypd2YJ9xfKdfxoJQnBdGJUNqKBHpcburlLdKcvvbDT MyG2DF0H3XC3Zrm9ksvPqY32gx9VEBJiHKBe2Emg3abl126v7x5xyZbr X-Gm-Gg: AY/fxX4gDdJcOmVSGAch2X+maBzJpSh658qHdYX/EOiVQn2MpCFX0RZxkaHP8bwvWnV AMfDVbUs7B2j57n8Bsc1IxueQRcKbKLu6+GzWdc3KOB5yJPRvf3axmAoa9v52UYfNFtVtPmjC8T O94fWA7pItS9wI/K/oilgieKBRNtrCF8kqwFYStKWeAnjDHTDPbhFgqikU9g0Ww87v0LRfZNVFC kS+ksFgEeYerGzVrCu/bUf3E8jJSw1XL/8P1WoYwbiXpCD46N+Ypkq38dtLGe6alJ5+qm6DUPWo 2EThI9q3tZ4mthanXgVcSxu766dvdm+t+NDNxm7oUfUarg8Y9KBU41sQl/IxFcLcJa8DkhaYlBr cGW0CYKy/8O7Rzpom4a1ibSIYvBzCEneYH0b/vW1V41A7dUo72FGsuzMzUNLvMF9dN4vfrWJR0o iXDvvZ+S8a X-Google-Smtp-Source: AGHT+IFX1z1K0LJWfAF6kH+lJnxetC8ouTO9QlOH+1r7iPoOX0QCTQu6tJ9aQNKR7aHOZMn4g3QLkw== X-Received: by 2002:a05:651c:549:b0:37b:8f05:13bb with SMTP id 38308e7fff4ca-38121635cbbmr96623351fa.27.1766903710930; Sat, 27 Dec 2025 22:35:10 -0800 (PST) Received: from localhost ([194.190.17.114]) by smtp.gmail.com with UTF8SMTPSA id 38308e7fff4ca-381224de67csm71612921fa.9.2025.12.27.22.35.08 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 27 Dec 2025 22:35:09 -0800 (PST) From: Askar Safin To: Richard Henderson , Matt Turner , Magnus Lindholm , linux-alpha@vger.kernel.org Cc: kernel-janitors@vger.kernel.org, linux-kernel@vger.kernel.org, patches@lists.linux.dev Subject: [PATCH 1/1] alpha: trivial: remove ^L chars Date: Sun, 28 Dec 2025 06:34:40 +0000 Message-ID: <20251228063440.2623595-2-safinaskar@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251228063440.2623595-1-safinaskar@gmail.com> References: <20251228063440.2623595-1-safinaskar@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Remove ^L (a. k. a. \f a. k. a. form feed a. k. a. \x0c) from arch/alpha. I'm attempting to write my own tool for parsing kernel code. And these characters complicate this without giving any benefits. Signed-off-by: Askar Safin --- arch/alpha/kernel/core_cia.c | 6 ++--- arch/alpha/kernel/core_irongate.c | 2 +- arch/alpha/kernel/core_marvel.c | 18 +++++++-------- arch/alpha/kernel/core_mcpcia.c | 4 ++-- arch/alpha/kernel/core_polaris.c | 2 +- arch/alpha/kernel/core_t2.c | 2 +- arch/alpha/kernel/core_titan.c | 10 ++++---- arch/alpha/kernel/core_tsunami.c | 4 ++-- arch/alpha/kernel/err_common.c | 4 ++-- arch/alpha/kernel/err_titan.c | 2 +- arch/alpha/kernel/pci_iommu.c | 4 ++-- arch/alpha/kernel/smc37c669.c | 38 +++++++++++++++---------------- arch/alpha/kernel/sys_marvel.c | 4 ++-- arch/alpha/kernel/sys_titan.c | 8 +++---- arch/alpha/kernel/time.c | 10 ++++---- 15 files changed, 59 insertions(+), 59 deletions(-) diff --git a/arch/alpha/kernel/core_cia.c b/arch/alpha/kernel/core_cia.c index 6e577228e175..af571073266c 100644 --- a/arch/alpha/kernel/core_cia.c +++ b/arch/alpha/kernel/core_cia.c @@ -246,7 +246,7 @@ struct pci_ops cia_pci_ops =3D .read =3D cia_read_config, .write =3D cia_write_config, }; -=0C + /* * CIA Pass 1 and PYXIS Pass 1 and 2 have a broken scatter-gather tlb. * It cannot be invalidated. Rather than hard code the pass numbers, @@ -555,7 +555,7 @@ verify_tb_operation(void) alpha_mv.mv_pci_tbi =3D NULL; goto exit; } -=0C + #if defined(ALPHA_RESTORE_SRM_SETUP) /* Save CIA configuration data as the console had it set up. */ struct=20 @@ -626,7 +626,7 @@ cia_restore_srm_settings(void) #define cia_restore_srm_settings() do {} while (0) #endif /* ALPHA_RESTORE_SRM_SETUP */ =20 -=0C + static void __init do_init_arch(int is_pyxis) { diff --git a/arch/alpha/kernel/core_irongate.c b/arch/alpha/kernel/core_iro= ngate.c index 05dc4c1b9074..a47b4c48a7d3 100644 --- a/arch/alpha/kernel/core_irongate.c +++ b/arch/alpha/kernel/core_irongate.c @@ -160,7 +160,7 @@ struct pci_ops irongate_pci_ops =3D .read =3D irongate_read_config, .write =3D irongate_write_config, }; -=0C + int irongate_pci_clr_err(void) { diff --git a/arch/alpha/kernel/core_marvel.c b/arch/alpha/kernel/core_marve= l.c index d38f4d6759e4..5ac99c6b0d17 100644 --- a/arch/alpha/kernel/core_marvel.c +++ b/arch/alpha/kernel/core_marvel.c @@ -30,7 +30,7 @@ #include "proto.h" #include "pci_impl.h" =20 -=0C + /* * Debug helpers */ @@ -42,13 +42,13 @@ # define DBG_CFG(args) #endif =20 -=0C + /* * Private data */ static struct io7 *io7_head =3D NULL; =20 -=0C + /* * Helper functions */ @@ -194,7 +194,7 @@ io7_clear_errors(struct io7 *io7) p7csrs->PO7_CRRCT_SYM.csr =3D -1UL; } =20 -=0C + /* * IO7 PCI, PCI/X, AGP configuration. */ @@ -468,7 +468,7 @@ marvel_kill_arch(int mode) { } =20 -=0C + /* * PCI Configuration Space access functions * @@ -596,7 +596,7 @@ struct pci_ops marvel_pci_ops =3D .write =3D marvel_write_config, }; =20 -=0C + /* * Other PCI helper functions. */ @@ -611,8 +611,8 @@ marvel_pci_tbi(struct pci_controller *hose, dma_addr_t = start, dma_addr_t end) csrs->POx_SG_TBIA.csr; } =20 -=0C -=0C + + /* * RTC Support */ @@ -673,7 +673,7 @@ __marvel_rtc_io(u8 b, unsigned long addr, int write) return ret; } =20 -=0C + /* * IO map support. */ diff --git a/arch/alpha/kernel/core_mcpcia.c b/arch/alpha/kernel/core_mcpci= a.c index 74b1d018124c..e7f5ecb31991 100644 --- a/arch/alpha/kernel/core_mcpcia.c +++ b/arch/alpha/kernel/core_mcpcia.c @@ -241,7 +241,7 @@ struct pci_ops mcpcia_pci_ops =3D .read =3D mcpcia_read_config, .write =3D mcpcia_write_config, }; -=0C + void mcpcia_pci_tbi(struct pci_controller *hose, dma_addr_t start, dma_addr_t e= nd) { @@ -249,7 +249,7 @@ mcpcia_pci_tbi(struct pci_controller *hose, dma_addr_t = start, dma_addr_t end) *(vuip)MCPCIA_SG_TBIA(MCPCIA_HOSE2MID(hose->index)) =3D 0; mb(); } -=0C + static int __init mcpcia_probe_hose(int h) { diff --git a/arch/alpha/kernel/core_polaris.c b/arch/alpha/kernel/core_pola= ris.c index 75d622d96ff2..797b1bda0ec8 100644 --- a/arch/alpha/kernel/core_polaris.c +++ b/arch/alpha/kernel/core_polaris.c @@ -142,7 +142,7 @@ struct pci_ops polaris_pci_ops =3D .read =3D polaris_read_config, .write =3D polaris_write_config, }; -=0C + void __init polaris_init_arch(void) { diff --git a/arch/alpha/kernel/core_t2.c b/arch/alpha/kernel/core_t2.c index 3d72d90624f1..82887e882667 100644 --- a/arch/alpha/kernel/core_t2.c +++ b/arch/alpha/kernel/core_t2.c @@ -321,7 +321,7 @@ struct pci_ops t2_pci_ops =3D .read =3D t2_read_config, .write =3D t2_write_config, }; -=0C + static void __init t2_direct_map_window1(unsigned long base, unsigned long length) { diff --git a/arch/alpha/kernel/core_titan.c b/arch/alpha/kernel/core_titan.c index 77f5d68ed04b..3a217dc3bb3c 100644 --- a/arch/alpha/kernel/core_titan.c +++ b/arch/alpha/kernel/core_titan.c @@ -52,7 +52,7 @@ static int titan_pchip1_present; # define DBG_CFG(args) #endif =20 -=0C + /* * Routines to access TIG registers. */ @@ -76,7 +76,7 @@ titan_write_tig(int offset, u8 value) *tig_addr =3D (unsigned long)value; } =20 -=0C + /* * Given a bus, device, and function number, compute resulting * configuration space address @@ -197,7 +197,7 @@ struct pci_ops titan_pci_ops =3D .write =3D titan_write_config, }; =20 -=0C + void titan_pci_tbi(struct pci_controller *hose, dma_addr_t start, dma_addr_t en= d) { @@ -438,7 +438,7 @@ titan_kill_arch(int mode) titan_kill_pachips(TITAN_pachip0, TITAN_pachip1); } =20 -=0C + /* * IO map support. */ @@ -571,7 +571,7 @@ EXPORT_SYMBOL(titan_ioremap); EXPORT_SYMBOL(titan_iounmap); EXPORT_SYMBOL(titan_is_mmio); #endif -=0C + /* * AGP GART Support. */ diff --git a/arch/alpha/kernel/core_tsunami.c b/arch/alpha/kernel/core_tsun= ami.c index fc1ab73f23de..e3452b38e12a 100644 --- a/arch/alpha/kernel/core_tsunami.c +++ b/arch/alpha/kernel/core_tsunami.c @@ -173,7 +173,7 @@ struct pci_ops tsunami_pci_ops =3D .read =3D tsunami_read_config, .write =3D tsunami_write_config, }; -=0C + void tsunami_pci_tbi(struct pci_controller *hose, dma_addr_t start, dma_addr_t = end) { @@ -195,7 +195,7 @@ tsunami_pci_tbi(struct pci_controller *hose, dma_addr_t= start, dma_addr_t end) mb(); *csr; } -=0C + #ifdef NXM_MACHINE_CHECKS_ON_TSUNAMI static long __init tsunami_probe_read(volatile unsigned long *vaddr) diff --git a/arch/alpha/kernel/err_common.c b/arch/alpha/kernel/err_common.c index 94e1b3dcf6d4..877b5231953d 100644 --- a/arch/alpha/kernel/err_common.c +++ b/arch/alpha/kernel/err_common.c @@ -24,7 +24,7 @@ */ char *err_print_prefix =3D KERN_NOTICE; =20 -=0C + /* * Generic */ @@ -77,7 +77,7 @@ mchk_dump_logout_frame(struct el_common *mchk_header) printk("%s -- End of Frame --\n", err_print_prefix); } =20 -=0C + /* * Console Data Log */ diff --git a/arch/alpha/kernel/err_titan.c b/arch/alpha/kernel/err_titan.c index 0ffb2feea42a..d5c4c690209e 100644 --- a/arch/alpha/kernel/err_titan.c +++ b/arch/alpha/kernel/err_titan.c @@ -581,7 +581,7 @@ titan_register_error_handlers(void) ev6_register_error_handlers(); } =20 -=0C + /* * Privateer */ diff --git a/arch/alpha/kernel/pci_iommu.c b/arch/alpha/kernel/pci_iommu.c index 955b6ca61627..9d49908ee2dc 100644 --- a/arch/alpha/kernel/pci_iommu.c +++ b/arch/alpha/kernel/pci_iommu.c @@ -55,7 +55,7 @@ size_for_memory(unsigned long max) max =3D roundup_pow_of_two(mem); return max; } -=0C + struct pci_iommu_arena * __init iommu_arena_new_node(int nid, struct pci_controller *hose, dma_addr_t base, unsigned long window_size, unsigned long align) @@ -810,7 +810,7 @@ static int alpha_pci_supported(struct device *dev, u64 = mask) return 0; } =20 -=0C + /* * AGP GART extensions to the IOMMU */ diff --git a/arch/alpha/kernel/smc37c669.c b/arch/alpha/kernel/smc37c669.c index a5a6ed97a6ce..8f7a4520771f 100644 --- a/arch/alpha/kernel/smc37c669.c +++ b/arch/alpha/kernel/smc37c669.c @@ -1093,7 +1093,7 @@ static int SMC37c669_xlate_drq( ); =20 static __cacheline_aligned DEFINE_SPINLOCK(smc_lock); -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -1189,7 +1189,7 @@ SMC37c669_CONFIG_REGS * __init SMC37c669_detect( int = index ) return SMC37c669; } =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -1421,7 +1421,7 @@ unsigned int __init SMC37c669_enable_device ( unsigne= d int func ) return ret_val; } =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -1625,7 +1625,7 @@ unsigned int __init SMC37c669_disable_device ( unsign= ed int func ) return ret_val; } =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -1702,7 +1702,7 @@ unsigned int __init SMC37c669_configure_device ( return FALSE; } =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -1789,7 +1789,7 @@ static unsigned int __init SMC37c669_is_device_enable= d ( unsigned int func ) return ret_val; } =20 -=0C + #if 0 /* **++ @@ -1861,7 +1861,7 @@ static unsigned int __init SMC37c669_get_device_confi= g ( } #endif =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -1938,7 +1938,7 @@ void __init SMC37c669_display_device_info ( void ) } } =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -1981,7 +1981,7 @@ static void __init SMC37c669_config_mode( wb( &SMC37c669->index_port, SMC37c669_CONFIG_OFF_KEY ); } } -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -2011,7 +2011,7 @@ static unsigned char __init SMC37c669_read_config( wb(&SMC37c669->index_port, index); return rb(&SMC37c669->data_port); } -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -2046,7 +2046,7 @@ static void __init SMC37c669_write_config( wb( &SMC37c669->data_port, data ); } =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -2175,7 +2175,7 @@ static void __init SMC37c669_init_local_config ( void= ) local_config[IDE_0].irq =3D 14; } =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -2222,7 +2222,7 @@ static struct DEVICE_CONFIG * __init SMC37c669_get_co= nfig( unsigned int func ) } return cp; } -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -2274,7 +2274,7 @@ static int __init SMC37c669_xlate_irq ( int irq ) return translated_irq; } =20 -=0C + /* **++ ** FUNCTIONAL DESCRIPTION: @@ -2325,7 +2325,7 @@ static int __init SMC37c669_xlate_drq ( int drq ) } return translated_drq; } -=0C + #if 0 int __init smcc669_init ( void ) { @@ -2340,7 +2340,7 @@ int __init smcc669_init ( void ) =20 return msg_success; } -=0C + int __init smcc669_open( struct FILE *fp, char *info, char *next, char *mo= de ) { struct INODE *ip; @@ -2365,7 +2365,7 @@ int __init smcc669_open( struct FILE *fp, char *info,= char *next, char *mode ) =20 return msg_success; } -=0C + int __init smcc669_close( struct FILE *fp ) { struct INODE *ip; @@ -2378,7 +2378,7 @@ int __init smcc669_close( struct FILE *fp ) } return msg_success; } -=0C + int __init smcc669_read( struct FILE *fp, int size, int number, unsigned c= har *buf ) { int i; @@ -2404,7 +2404,7 @@ int __init smcc669_read( struct FILE *fp, int size, i= nt number, unsigned char *b SMC37c669_config_mode( FALSE ); return nbytes; } -=0C + int __init smcc669_write( struct FILE *fp, int size, int number, unsigned = char *buf ) { int i; diff --git a/arch/alpha/kernel/sys_marvel.c b/arch/alpha/kernel/sys_marvel.c index 1f99b03effc2..4c38ad39fd37 100644 --- a/arch/alpha/kernel/sys_marvel.c +++ b/arch/alpha/kernel/sys_marvel.c @@ -33,7 +33,7 @@ # error NR_IRQS < MARVEL_NR_IRQS !!! #endif =20 -=0C + /* * Interrupt handling. */ @@ -432,7 +432,7 @@ marvel_smp_callin(void) for (i =3D 0; i < 16; ++i) io7_redirect_one_msi(io7, i, cpuid); } -=0C + /* * System Vectors */ diff --git a/arch/alpha/kernel/sys_titan.c b/arch/alpha/kernel/sys_titan.c index b1f3b4fcf99b..1af0d909f436 100644 --- a/arch/alpha/kernel/sys_titan.c +++ b/arch/alpha/kernel/sys_titan.c @@ -36,7 +36,7 @@ #include "machvec_impl.h" #include "err_impl.h" =20 -=0C + /* * Titan generic */ @@ -255,7 +255,7 @@ titan_dispatch_irqs(u64 mask) } } =20 -=0C + /* * Titan Family */ @@ -337,7 +337,7 @@ titan_init_pci(void) locate_and_init_vga(NULL); } =20 -=0C + /* * Privateer */ @@ -359,7 +359,7 @@ privateer_init_pci(void) return titan_init_pci(); } =20 -=0C + /* * The System Vectors. */ diff --git a/arch/alpha/kernel/time.c b/arch/alpha/kernel/time.c index 4d01c392ab14..1ed69632b01e 100644 --- a/arch/alpha/kernel/time.c +++ b/arch/alpha/kernel/time.c @@ -80,7 +80,7 @@ static inline __u32 rpcc(void) } =20 =20 -=0C + /* * The RTC as a clock_event_device primitive. */ @@ -129,7 +129,7 @@ init_rtc_clockevent(void) clockevents_config_and_register(ce, CONFIG_HZ, 0, 0); } =20 -=0C + /* * The QEMU clock as a clocksource primitive. */ @@ -199,7 +199,7 @@ init_qemu_clockevent(void) clockevents_config_and_register(ce, NSEC_PER_SEC, 1000, LONG_MAX); } =20 -=0C + void __init common_init_rtc(void) { @@ -245,7 +245,7 @@ common_init_rtc(void) init_rtc_irq(NULL); } =20 -=0C + #ifndef CONFIG_ALPHA_WTINT /* * The RPCC as a clocksource primitive. @@ -275,7 +275,7 @@ static struct clocksource clocksource_rpcc =3D { }; #endif /* ALPHA_WTINT */ =20 -=0C + /* Validate a computed cycle counter result against the known bounds for the given processor core. There's too much brokenness in the way of timing hardware for any one method to work everywhere. :-( --=20 2.47.3