From nobody Tue Feb 10 23:13:03 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 247361E1DFC for ; Sun, 28 Dec 2025 17:20:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766942453; cv=none; b=e+u3H/5ceJC0kQ9z4vzWiqdLVl/cO4gQChAfq8HkYkMiJgT5SdqU4Kj3GvYxxqAkb40QNAKTqbsMprptr64pfQx336vsRC2XsB+UfLXKIeCurwOLHkXalHgPKj/pILnODW4HPEjt/szsXSEy10rmqgk3uEUm1efxPFI6IPlpmeU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766942453; c=relaxed/simple; bh=3N1xIwX4Pcou1S+ajrSYS2TntnAa8/z9ATVQDsWsWF8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UkGS+o6dQm0+duMr/LsFGfOowuBacfDhU6IQdwXeXcJ1EHCilKADWXCI+mcVvtH0V7MpeIZwwBTYGnT0Tkqd2OJNosTx6Re1G/4VBu8tsZXtcjqdrjXOtXfk1+Es8rMmTHetJn22NToF+TKeUXLzAo8/OoMl7LMaypQ9ubo3who= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VHssBGb1; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ahixRWBi; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VHssBGb1"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ahixRWBi" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BS7fjUh2127444 for ; Sun, 28 Dec 2025 17:20:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= L8if9HSep4KFqyYKmAQvZ/xX5Za1r2V2L3CJHGopBwU=; b=VHssBGb1E3g2CJtR VKWjAQ/HKTlJytKJugpSLEJDbE6ZYKlW1gSd6rNy8X0T1boW8Taiy4yPmILTmSgM NgOYdfMkjdP3FYDPay0uCkUFG4uYrxuyBe7DvL0Or8fIK7vV/UVF85vBEjoBmS+7 Vm9aWbF/xsoQ26hSbi/KHhqD8ZOnl+uTSAyT54ROpFYPXLbJ4zG2mfqcp+z6l8uZ hyXXtpdUCuJMLCHXQhVhf9DhTBHQMZOqYnh6TaiYawYYf28YxUzCcN0xAB78Xt9u P4OA4QuZo2D3AQQj/IDvMc2QJbgwvQMmCeig7MY1vUOf9bWUa6qWG7clQ4frGuac V2yt+w== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ba6dr2m58-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sun, 28 Dec 2025 17:20:51 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2a0e952f153so283626695ad.0 for ; Sun, 28 Dec 2025 09:20:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766942450; x=1767547250; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=L8if9HSep4KFqyYKmAQvZ/xX5Za1r2V2L3CJHGopBwU=; b=ahixRWBiD9F6zGhdZxNJKsD+h5J5EoWQYbTyC4gaEY7V6UpMw1EVuykAlAXmCuwTt3 f8jZKCPhvWBj50Sao6DtCUQBNhKv7xkFFahF6koFcBMa0/qIUwqII4CBq2Swqr94qOFe NaVTGpqImiD3XXBdP7oADFGEUzfHskM9W9T5MMm/9adsoeRtHr51miCLQ9WLyKR1oCAb ut1awv4zel56MOF/FUKweDXveK/e74nlQXejJMwxaX2WjoLoLk22oXFqN1vot1pzRTAQ sYmBgZsFXMD6NqucOgTuAKemRL8KijkUG761IdehM8Kz9Vw2gC8hd0Noz7uMdwN224Ld 2vdg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766942450; x=1767547250; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=L8if9HSep4KFqyYKmAQvZ/xX5Za1r2V2L3CJHGopBwU=; b=ilkY8aKtCf9dr4SX3En1+OjcBSu16dRYfUI06vwOc2UOxVD0lC0G5nw4eJ1JHkPqob 0qKffuJTFwVlhF2jrW3tS++fQ4A+rYuLqbb6Ld3q+CoQUr49yqzn2FRZqFyRn2foE/NE rR+FRV2lLd9zHrJ03RFdueckaplRBAUKTnOyVQ8lQcCMSzzj2oihuTGLZSh8v4g60dhF bJPgDqbMRBs4IhS2YfBlNTXHtFX93rxPppGbgYt2zeGKPXHXrxhykLaEy56zS9DsQIOd v/PGK2r52XbC+vSWzSbVttDb/dUsNIWIc0SwU9dULjXYCSJR6oA/wLKQeW5nHstxZxav Au2Q== X-Forwarded-Encrypted: i=1; AJvYcCWaGTrUu49eepBRPI7fIuetepDW/+TJaUtsrho6ihEOxPcRYT9+9evgAC19wYL3heIL6mLaPsZPjDEJlTU=@vger.kernel.org X-Gm-Message-State: AOJu0Yxqncj9n7VytoSJePECcqoeSzLUssD8TrTzT2wB+ryeTGJlv150 yevu6RwG3Wxx8M0dZsKVF/Sx7Hx5nXfkYW+h5Na4lU8g1/GBUhg3ewjP0rNsBBE2ibJ5+c8m+Wk MWsy7usSMP/q3UvKdL942JkfAxabRzfBNYaDGoGLqEiyN2lELvVnjC38XcDrvFxdBV/QuEko2f4 4= X-Gm-Gg: AY/fxX47xkCkXqHItIbwg/+iZEfnSUaPwd0cUdQFcLlwfc1P1m3eSnn1aRgzu0eQTtd PWolodtxEb+LHqRKmtXhmTm3p5MnvNt5dx6vznpb4cRv1rKuPrJJcjnZc9eCvrkMZxVaIJqkul7 MhsQQaMrN/iSLNeYHzFXhOwiqstz/7dV4HSMA30FqQDB9fRqggdq0bdzqkddg9cvsahBCnyQDmw 5du+uRdA1C9+8bhbhjRDA2yderBHCzoiGd81rIz+qZaVZJegKGsoj14n+GLzTd15AqKrU6bvELx wghXwyNdKXzGrgIE22p7baWCc/KcRP4Qndr3P+Y8mun+Hl1xPmOuYFa02Ku1VIiMgmfEAQXjnEL PBdO5HVWoWUP6+RSI2gq39vwiwsxFlnFBHBNVT75pOqRejQ== X-Received: by 2002:a17:903:2f87:b0:2a1:14dd:573 with SMTP id d9443c01a7336-2a2f242471dmr294343325ad.23.1766942450128; Sun, 28 Dec 2025 09:20:50 -0800 (PST) X-Google-Smtp-Source: AGHT+IEJXFNFNYVLwahVB8UmaoOAB8AE1cmlCTpNwikITap2yKL+62wegyFa+P6fLnKG6DDfJL4ZKA== X-Received: by 2002:a17:903:2f87:b0:2a1:14dd:573 with SMTP id d9443c01a7336-2a2f242471dmr294342905ad.23.1766942449625; Sun, 28 Dec 2025 09:20:49 -0800 (PST) Received: from hu-spratap-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a2f3d776ebsm255743965ad.99.2025.12.28.09.20.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Dec 2025 09:20:49 -0800 (PST) From: Shivendra Pratap Date: Sun, 28 Dec 2025 22:50:20 +0530 Subject: [PATCH v19 02/10] power: reset: reboot-mode: Add support for 64 bit magic Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251228-arm-psci-system_reset2-vendor-reboots-v19-2-ebb956053098@oss.qualcomm.com> References: <20251228-arm-psci-system_reset2-vendor-reboots-v19-0-ebb956053098@oss.qualcomm.com> In-Reply-To: <20251228-arm-psci-system_reset2-vendor-reboots-v19-0-ebb956053098@oss.qualcomm.com> To: Lorenzo Pieralisi , Arnd Bergmann , Bjorn Andersson , Sebastian Reichel , Rob Herring , Sudeep Holla , Souvik Chakravarty , Krzysztof Kozlowski , Andy Yan , John Stultz , Matthias Brugger , Moritz Fischer , Mark Rutland , Conor Dooley , Konrad Dybcio , Bartosz Golaszewski Cc: Florian Fainelli , Krzysztof Kozlowski , Dmitry Baryshkov , Mukesh Ojha , Andre Draszik , Kathiravan Thirumoorthy , linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Shivendra Pratap , Srinivas Kandagatla , Umang Chheda , Nirmesh Kumar Singh X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766942426; l=7589; i=shivendra.pratap@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=3N1xIwX4Pcou1S+ajrSYS2TntnAa8/z9ATVQDsWsWF8=; b=WsHha20QS58E0wb0DuYK5RfYQtOFIQELlg2wzUhCvDyN+63iF9wTy5QRAUqxj3EVoLWYWfWEh AAw0K9OuYZ5AX86hRO4Li4cY0vdKBRpQi7H1IcEPlppAB0zA1+iO9Ga X-Developer-Key: i=shivendra.pratap@oss.qualcomm.com; a=ed25519; pk=CpsuL7yZ8NReDPhGgq6Xn/SRoa59mAvzWOW0QZoo4gw= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjI4MDE1OSBTYWx0ZWRfX74GIsV5926H6 7WANFG7BideKn9ALfE1kLkpBd/46R65aJBLnJEHAVdk+jB/GF9Cs3pt04oHJ25MgPCqrNPdfRPz LpxaZFsrCMFWScYSkUEzoR29vBqvQODL0U/D2q9qpVMItA+qZ927GwODsZSYZogB7/9F9+eYlvo ElotEBtHtltm0XrkeTVMyaOkXrQuj0dw2SLRvkDqSrIefnz2B1lHjHAyViy9dbJXN0eZbVk8IY1 3Y8kCqg/hhATHPtPJQupJjexAM/rhdlKnQc1Phk3rRcLoDRJzo6viXZyPiW41l4lc2SYi9w5xN3 +lb6IL6GkER0biXniboy/nOBBtyYnnu8ucHfGKArDNF9mzzeqXXHWfrj9XudNCDUg2txD46PnvM MHBaGwKTaYmLqc7ag7RHrvdIRkJPiRJx3HJAtM0PdOfWeKnmGWH7GEsy06Brn1Fs8WIHwWNojfq SCZtuFlnFfzNmhfh1Eg== X-Authority-Analysis: v=2.4 cv=VdP6/Vp9 c=1 sm=1 tr=0 ts=695166f3 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=MO_J9Aa4ypbE8kPWTcIA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-GUID: kywpaXgKr1HufRRu6rdyEc8JP5-yyuFA X-Proofpoint-ORIG-GUID: kywpaXgKr1HufRRu6rdyEc8JP5-yyuFA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-28_06,2025-12-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 clxscore=1015 malwarescore=0 suspectscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512280159 Current reboot-mode supports a single 32-bit argument for any supported mode. Some reboot-mode based drivers may require passing two independent 32-bit arguments during a reboot sequence, for uses-cases, where a mode requires an additional argument. Such drivers may not be able to use the reboot-mode driver. For example, ARM PSCI vendor-specific resets, need two arguments for its operation =E2=80=93 reset_type and cookie, to complete the reset operation. If a driver wants to implement this firmware-based reset, it cannot use reboot-mode framework. Introduce 64-bit magic values in reboot-mode driver to accommodate up-to two 32-bit arguments. u64 magic Reviewed-by: Nirmesh Kumar Singh Reviewed-by: Umang Chheda -------------------------------------------- | Higher 32 bit | Lower 32 bit | | arg2 | arg1 | -------------------------------------------- Update current reboot-mode drivers for 64-bit magic. Reviewed-by: Umang Chheda Reviewed-by: Nirmesh Kumar Singh Signed-off-by: Shivendra Pratap --- drivers/power/reset/nvmem-reboot-mode.c | 10 ++++++---- drivers/power/reset/qcom-pon.c | 8 +++++--- drivers/power/reset/reboot-mode.c | 24 ++++++++++++++++++------ drivers/power/reset/syscon-reboot-mode.c | 8 +++++--- include/linux/reboot-mode.h | 6 +++++- 5 files changed, 39 insertions(+), 17 deletions(-) diff --git a/drivers/power/reset/nvmem-reboot-mode.c b/drivers/power/reset/= nvmem-reboot-mode.c index 41530b70cfc48c2a83fbbd96f523d5816960a0d1..b3d21d39b0f732254c40103db1b= 51fb7045ce344 100644 --- a/drivers/power/reset/nvmem-reboot-mode.c +++ b/drivers/power/reset/nvmem-reboot-mode.c @@ -16,15 +16,17 @@ struct nvmem_reboot_mode { struct nvmem_cell *cell; }; =20 -static int nvmem_reboot_mode_write(struct reboot_mode_driver *reboot, - unsigned int magic) +static int nvmem_reboot_mode_write(struct reboot_mode_driver *reboot, u64 = magic) { - int ret; struct nvmem_reboot_mode *nvmem_rbm; + u32 magic_arg1; + int ret; =20 + /* Use low 32 bits of magic for argument_1 */ + magic_arg1 =3D FIELD_GET(GENMASK_ULL(31, 0), magic); nvmem_rbm =3D container_of(reboot, struct nvmem_reboot_mode, reboot); =20 - ret =3D nvmem_cell_write(nvmem_rbm->cell, &magic, sizeof(magic)); + ret =3D nvmem_cell_write(nvmem_rbm->cell, &magic_arg1, sizeof(magic_arg1)= ); if (ret < 0) dev_err(reboot->dev, "update reboot mode bits failed\n"); =20 diff --git a/drivers/power/reset/qcom-pon.c b/drivers/power/reset/qcom-pon.c index 7e108982a582e8243c5c806bd4a793646b87189f..ccce1673b2ec47d02524edd4481= 1d4f528c243e8 100644 --- a/drivers/power/reset/qcom-pon.c +++ b/drivers/power/reset/qcom-pon.c @@ -27,17 +27,19 @@ struct qcom_pon { long reason_shift; }; =20 -static int qcom_pon_reboot_mode_write(struct reboot_mode_driver *reboot, - unsigned int magic) +static int qcom_pon_reboot_mode_write(struct reboot_mode_driver *reboot, u= 64 magic) { struct qcom_pon *pon =3D container_of (reboot, struct qcom_pon, reboot_mode); + u32 magic_arg1; int ret; =20 + /* Use low 32 bits of magic for argument_1 */ + magic_arg1 =3D FIELD_GET(GENMASK_ULL(31, 0), magic); ret =3D regmap_update_bits(pon->regmap, pon->baseaddr + PON_SOFT_RB_SPARE, GENMASK(7, pon->reason_shift), - magic << pon->reason_shift); + magic_arg1 << pon->reason_shift); if (ret < 0) dev_err(pon->dev, "update reboot mode bits failed\n"); =20 diff --git a/drivers/power/reset/reboot-mode.c b/drivers/power/reset/reboot= -mode.c index 3af6bc16a76daee686e8110b74e71b0e62b13ef8..1e85f2c052c916e153c7c9ac0b1= 84c91d7153402 100644 --- a/drivers/power/reset/reboot-mode.c +++ b/drivers/power/reset/reboot-mode.c @@ -18,12 +18,11 @@ =20 struct mode_info { const char *mode; - u32 magic; + u64 magic; struct list_head list; }; =20 -static unsigned int get_reboot_mode_magic(struct reboot_mode_driver *reboo= t, - const char *cmd) +static u64 get_reboot_mode_magic(struct reboot_mode_driver *reboot, const = char *cmd) { const char *normal =3D "normal"; struct mode_info *info; @@ -55,7 +54,7 @@ static int reboot_mode_notify(struct notifier_block *this, unsigned long mode, void *cmd) { struct reboot_mode_driver *reboot; - unsigned int magic; + u64 magic; =20 reboot =3D container_of(this, struct reboot_mode_driver, reboot_notifier); magic =3D get_reboot_mode_magic(reboot, cmd); @@ -78,7 +77,8 @@ int reboot_mode_register(struct reboot_mode_driver *reboo= t) struct property *prop; struct device_node *np =3D reboot->dev->of_node; size_t len =3D strlen(PREFIX); - u32 magic; + u32 magic_arg1; + u32 magic_arg2; int ret; =20 INIT_LIST_HEAD(&reboot->head); @@ -87,10 +87,13 @@ int reboot_mode_register(struct reboot_mode_driver *reb= oot) if (strncmp(prop->name, PREFIX, len)) continue; =20 - if (of_property_read_u32(np, prop->name, &magic)) { + if (of_property_read_u32(np, prop->name, &magic_arg1)) { pr_err("reboot mode %s without magic number\n", prop->name); continue; } + /* Default magic_arg2 to zero */ + if (of_property_read_u32_index(np, prop->name, 1, &magic_arg2)) + magic_arg2 =3D 0; =20 info =3D kzalloc(sizeof(*info), GFP_KERNEL); if (!info) { @@ -98,6 +101,15 @@ int reboot_mode_register(struct reboot_mode_driver *reb= oot) goto error; } =20 + /** + * Format of u64 magic + *------------------------------------------- + *| Higher 32 bit | Lower 32 bit | + *| arg2 | arg1 | + *------------------------------------------- + */ + info->magic =3D FIELD_PREP(GENMASK_ULL(63, 32), magic_arg2) | + FIELD_PREP(GENMASK_ULL(31, 0), magic_arg1); info->mode =3D kstrdup_const(prop->name + len, GFP_KERNEL); if (!info->mode) { ret =3D -ENOMEM; diff --git a/drivers/power/reset/syscon-reboot-mode.c b/drivers/power/reset= /syscon-reboot-mode.c index e0772c9f70f7a19cd8ec8a0b7fdbbaa7ba44afd0..eb7fc5b7d6a7ed8a833d4920991= c4c40b5b13ca7 100644 --- a/drivers/power/reset/syscon-reboot-mode.c +++ b/drivers/power/reset/syscon-reboot-mode.c @@ -20,16 +20,18 @@ struct syscon_reboot_mode { u32 mask; }; =20 -static int syscon_reboot_mode_write(struct reboot_mode_driver *reboot, - unsigned int magic) +static int syscon_reboot_mode_write(struct reboot_mode_driver *reboot, u64= magic) { struct syscon_reboot_mode *syscon_rbm; + u32 magic_arg1; int ret; =20 + /* Use low 32 bits of magic for argument_1 */ + magic_arg1 =3D FIELD_GET(GENMASK_ULL(31, 0), magic); syscon_rbm =3D container_of(reboot, struct syscon_reboot_mode, reboot); =20 ret =3D regmap_update_bits(syscon_rbm->map, syscon_rbm->offset, - syscon_rbm->mask, magic); + syscon_rbm->mask, magic_arg1); if (ret < 0) dev_err(reboot->dev, "update reboot mode bits failed\n"); =20 diff --git a/include/linux/reboot-mode.h b/include/linux/reboot-mode.h index 4a2abb38d1d612ec0fdf05eb18c98b210f631b7f..a359dc0c6dede0ac5ce67190a00= d46a7e7856707 100644 --- a/include/linux/reboot-mode.h +++ b/include/linux/reboot-mode.h @@ -2,10 +2,14 @@ #ifndef __REBOOT_MODE_H__ #define __REBOOT_MODE_H__ =20 +#include +#include +#include + struct reboot_mode_driver { struct device *dev; struct list_head head; - int (*write)(struct reboot_mode_driver *reboot, unsigned int magic); + int (*write)(struct reboot_mode_driver *reboot, u64 magic); struct notifier_block reboot_notifier; }; =20 --=20 2.34.1