From nobody Mon Feb 9 20:59:36 2026 Received: from mail-pf1-f181.google.com (mail-pf1-f181.google.com [209.85.210.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 331DF3081A4 for ; Wed, 24 Dec 2025 22:00:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766613619; cv=none; b=qYC/rfnjGfkRFJae9VxXYzkJqgTJWOMFTm5+3wY/WCfy8QGbN5wmA0W+Ud7ttlC9GPU7SBldibwfRgIQbEmj8SOt1LZV42KE7fNDZbcJkjeRc5ZJoG2y3brfMkT2VG2YS0jl9E/evzceiyf1l3+1zV8LX+9iOKPTifl/9O+LW30= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766613619; c=relaxed/simple; bh=dn4qDZdDpU1VrgzXfez3SR3IkgUWnRNxBpL/LcMJRDg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=nmKB2+ts7DdSCC62rYjLEr7fY4k01z5YVMZj+A28mM5TqUQImUuUyuXim1JiASdQ/K6ImPoHcyjND+Wb29Nc+ytdNjPX/Mg84lK0PvUviazBIxIRLjLTV1Aq3Ga/7Dpcm7Xww6Pkq84neghvpgglEBy17zyG+Trhpma0ZxtPgXc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Br7C1O5J; arc=none smtp.client-ip=209.85.210.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Br7C1O5J" Received: by mail-pf1-f181.google.com with SMTP id d2e1a72fcca58-7f121c00dedso8360050b3a.0 for ; Wed, 24 Dec 2025 14:00:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1766613616; x=1767218416; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=TCUT94w0VeyaMmTXy6p9kTp5D3//iqDd06KvUuU4WS0=; b=Br7C1O5JR758yKxC36VsU8PgLD5JdUEZmwjFbcRh0n5DuEbXNvpk4b1mNbuK5eApTG srkTfMgnU3A1AOM96FnsH+a3g/LhHUTXZEVQF3HcJ+BsM/golR8OjG1YCay16GuO8VEf 2b/iyAQGOspWFqjfymtGTShmtgbelQiGwwh0G9GdelRpFd2+4jbzfrYdKOf+LdDYRMc1 RBJAh8dD/Z/s8hqhNlb5mObDjKPG5Gkc0uu5ij1rZh565+GfAkRnEA4pG6xoP/XYdnEu 4hQK2yHtzhb+nDIYrTmxJJs7hqb5jSEPKd6cTsW85EmOwncUXY2dfGAqBEnVIrfqC8IE 9bow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766613616; x=1767218416; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=TCUT94w0VeyaMmTXy6p9kTp5D3//iqDd06KvUuU4WS0=; b=Lavp/X7uM44h7TQ6BGaRhlb83O3YelC9imBSY9tZX7nV8EQOqaJS6/SWkWGsLeu/Zt hmxBo1lEbnKKhg9vL2kAPzfmGrOjOGE7aoIi7lvQGxtWdmsVeRjMpqtCJ8DObJ12rBpw ZnuJD2YQj+N90mmvh+AJQMu2Kfhsyh2rLtWDw5G66G+CP4BoAJH95lEt+ryv6nt3avLq NjpjmANy/Xh8F1RG2GVCYney2iDTaQpUus43lwTCi/8Q6oW6MuRkLf7eiRIdQAUZUMaA Y0AupgqvjBrWBK+VoHiATwUcOQXu+ha5lZWP0tcdSyx+8MI8jCQaa7HdYrnvg77GH9yu ViEA== X-Forwarded-Encrypted: i=1; AJvYcCXYW2LIuhuu4IVjHl5rSZVK52R52LKAqYaXFHCM4q93+aWA7FXiq18wXNzlBC4Nhm6YBtPvJRS3q11yl+w=@vger.kernel.org X-Gm-Message-State: AOJu0YweYdfcwJEUUziSi+wIC8/b8XPP8sZy2MP2ToVDY5JwmUdwbbpW DLkRGHuIcP8Pw9LrBTqYBbWWNeMp8tFmw3lAnfLQUorcZDDEMtrVElh/ X-Gm-Gg: AY/fxX5maNlWJZR6J+a5mgqKKHhCZLPItGfF1OLJDQibhi77M6N+XItgCFm7HtJ//SC /A+hSa03W9P5bnJAQ1OMvUsobsEReqU/gzxCDsuG5guPLNoBDPKiTCS0PkVqz+qLl3Zn3iKjSTV P8NEG1KYLKGRQwfhXYmZYNX+TuW+DWjj+i/245udTUrzhIYfqF8YzU4zd400xQmEwPnyOiGgq5F fWNePczLYwGwsctPzabrABGEXc20RlfbjHuAmqpoFDaYTokX84w1Nv/xDCk6XPCWURvc3o4DBPk XxlUv09DdVMM+CXLfFWyJaywW78FP0hPHWiELBqeEo0Gouc+XLVriXMEtMFqEppoJ5sqfeukgGu m9i8zX3AlKFsT+Ioq+fZ15uM58WhC7AnaB9+BW5bVo9KVK+CgTs9QAvv9/PJTkfVUTZqqxN1cA0 CcUSHvAmomxH5/czsf6zTjcA== X-Google-Smtp-Source: AGHT+IFz9wv6QdTk99v9SU+hpMyVwkzVR7B3nRW/uv6OpuoWPrEAVznS4sDhdt9/RKoddSg8dRjcaw== X-Received: by 2002:a05:7022:370f:b0:119:e56b:c758 with SMTP id a92af1059eb24-121722e30c6mr13153813c88.29.1766613616226; Wed, 24 Dec 2025 14:00:16 -0800 (PST) Received: from [192.168.5.77] ([172.59.162.202]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b05ff8634csm46610293eec.3.2025.12.24.14.00.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Dec 2025 14:00:15 -0800 (PST) From: Alex Tran Date: Wed, 24 Dec 2025 13:59:59 -0800 Subject: [PATCH v2 2/2] media: dt-bindings: ti,omap3isp: Convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251224-dt-bindings-et8ek8-omap3isp-v2-2-0728cc1fee27@gmail.com> References: <20251224-dt-bindings-et8ek8-omap3isp-v2-0-0728cc1fee27@gmail.com> In-Reply-To: <20251224-dt-bindings-et8ek8-omap3isp-v2-0-0728cc1fee27@gmail.com> To: Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Pavel Machek , Sakari Ailus , Laurent Pinchart Cc: Pavel Machek , linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Alex Tran X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=8339; i=alex.t.tran@gmail.com; h=from:subject:message-id; bh=dn4qDZdDpU1VrgzXfez3SR3IkgUWnRNxBpL/LcMJRDg=; b=owEBbQKS/ZANAwAKAXT5fTREJs3IAcsmYgBpTGJrxKo6IhDwyejlSNL1tmQ+1ISOUpHriD7+O p4kqnB5frKJAjMEAAEKAB0WIQQAohViG04SVxUVrcd0+X00RCbNyAUCaUxiawAKCRB0+X00RCbN yD2eEAC2a04xZq73XFYFPzF8nRl3xtZtKIeZn09gvMKpANTgpu6efibxasgLaBdG8TIVuII3Wej klhgwZ4EO0xxvyZvk7zjXuISVSak+6Th/jWbFwG6DsnhXUBd/kPoraJqkY95jdndw+Ya8MZeNSJ UFSKy4d7zVtNYzCY1tgboY4fLvUH7r7DWxz3P8YInyueT17XC8OIv4MXWZX7nCSWpa2wr/nPcig 6yl6VlPuryYg7ja+BQ4uTlfMpDrWrrdHEImFMAmIZLVDKtrQvPhnCqmQtQk4LJ0/UYE6p0vnRWZ 3B+AMsw9QR7ncQsPguQmVVzsTbT3J63UWUxpMNg4dDS34XmaHNKPcAheNq3PCo57L6EEVYjXU5u z3cMEQW1qtdijAWPT6w2Qd0QdI2i8hvEuvtFmCTaywkwj1irvkAlaDstOFqbNcKuMjWNY3/Te6S cjHejMvgaei9bY5L26YSA3kV1yguhimuWPK4ZVhazvEbnJHyt2TXN3WurrYleIJlgMZnwz6srM2 Aeeyw6Xw21G4RcfarqokCiRVbYTDY5t5pNkkH/2w7E6BSOCrzzDLYCadUo6Vgaw9A6lxI6aY87q +nvp0aVAVDQB9/9YRTLwFA+0DfzSNuBH3Xq2oIcSyf5AHn7XRM+mEJc7kZfQGvCy6DboxAMX2dT m3K6jWYN8tlDpmg== X-Developer-Key: i=alex.t.tran@gmail.com; a=openpgp; fpr=00A215621B4E12571515ADC774F97D344426CDC8 Convert binding for ti,omap3isp from TXT to YAML format. Signed-off-by: Alex Tran --- .../devicetree/bindings/media/ti,omap3isp.txt | 71 -------- .../devicetree/bindings/media/ti,omap3isp.yaml | 189 +++++++++++++++++= ++++ 2 files changed, 189 insertions(+), 71 deletions(-) diff --git a/Documentation/devicetree/bindings/media/ti,omap3isp.txt b/Docu= mentation/devicetree/bindings/media/ti,omap3isp.txt deleted file mode 100644 index ac23de8556412c52710f46c3ea015d2976c96dad..000000000000000000000000000= 0000000000000 --- a/Documentation/devicetree/bindings/media/ti,omap3isp.txt +++ /dev/null @@ -1,71 +0,0 @@ -OMAP 3 ISP Device Tree bindings -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D - -The DT definitions can be found in include/dt-bindings/media/omap3-isp.h. - -Required properties -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D - -compatible : must contain "ti,omap3-isp" - -reg : the two registers sets (physical address and length) for the - ISP. The first set contains the core ISP registers up to - the end of the SBL block. The second set contains the - CSI PHYs and receivers registers. -interrupts : the ISP interrupt specifier -iommus : phandle and IOMMU specifier for the IOMMU that serves the ISP -syscon : the phandle and register offset to the Complex I/O or CSI-PHY - register -ti,phy-type : 0 -- OMAP3ISP_PHY_TYPE_COMPLEX_IO (e.g. 3430) - 1 -- OMAP3ISP_PHY_TYPE_CSIPHY (e.g. 3630) -#clock-cells : Must be 1 --- the ISP provides two external clocks, - cam_xclka and cam_xclkb, at indices 0 and 1, - respectively. Please find more information on common - clock bindings in ../clock/clock-bindings.txt. - -Port nodes (optional) ---------------------- - -More documentation on these bindings is available in -video-interfaces.txt in the same directory. - -reg : The interface: - 0 - parallel (CCDC) - 1 - CSIPHY1 -- CSI2C / CCP2B on 3630; - CSI1 -- CSIb on 3430 - 2 - CSIPHY2 -- CSI2A / CCP2B on 3630; - CSI2 -- CSIa on 3430 - -Optional properties -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D - -vdd-csiphy1-supply : voltage supply of the CSI-2 PHY 1 -vdd-csiphy2-supply : voltage supply of the CSI-2 PHY 2 - -Endpoint nodes --------------- - -lane-polarities : lane polarity (required on CSI-2) - 0 -- not inverted; 1 -- inverted -data-lanes : an array of data lanes from 1 to 3. The length can - be either 1 or 2. (required on CSI-2) -clock-lanes : the clock lane (from 1 to 3). (required on CSI-2) - - -Example -=3D=3D=3D=3D=3D=3D=3D - - isp@480bc000 { - compatible =3D "ti,omap3-isp"; - reg =3D <0x480bc000 0x12fc - 0x480bd800 0x0600>; - interrupts =3D <24>; - iommus =3D <&mmu_isp>; - syscon =3D <&scm_conf 0x2f0>; - ti,phy-type =3D ; - #clock-cells =3D <1>; - ports { - #address-cells =3D <1>; - #size-cells =3D <0>; - }; - }; diff --git a/Documentation/devicetree/bindings/media/ti,omap3isp.yaml b/Doc= umentation/devicetree/bindings/media/ti,omap3isp.yaml new file mode 100644 index 0000000000000000000000000000000000000000..6137ac1e1c4432b9cc3102c5aa5= 69e0c9930df42 --- /dev/null +++ b/Documentation/devicetree/bindings/media/ti,omap3isp.yaml @@ -0,0 +1,189 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/ti,omap3isp.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments OMAP 3 Image Signal Processor (ISP) + +maintainers: + - Laurent Pinchart + - Sakari Ailus + +description: + The OMAP 3 ISP is an image signal processor present in OMAP 3 SoCs. + +properties: + compatible: + const: ti,omap3-isp + + reg: + items: + - description: Core ISP registers up to the end of the SBL block + - description: CSI PHYs and receivers registers + + interrupts: + maxItems: 1 + + iommus: + maxItems: 1 + + syscon: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to System Control Module + - description: register offset to Complex I/O or CSI-PHY register + description: + Phandle and register offset to the Complex I/O or CSI-PHY register + + ti,phy-type: + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1] + description: + 0 - OMAP3ISP_PHY_TYPE_COMPLEX_IO (e.g. OMAP 3430) + 1 - OMAP3ISP_PHY_TYPE_CSIPHY (e.g. OMAP 3630) + + '#clock-cells': + const: 1 + description: + The ISP provides two external clocks, cam_xclka and cam_xclkb, + at indices 0 and 1 respectively. + + vdd-csiphy1-supply: + description: Voltage supply of the CSI-2 PHY 1 + + vdd-csiphy2-supply: + description: Voltage supply of the CSI-2 PHY 2 + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + properties: + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: Parallel (CCDC) interface + + properties: + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + + port@1: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: | + CSIPHY1 interface: + OMAP 3630: CSI2C / CCP2B + OMAP 3430: CSI1 (CSIb) + + properties: + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + + properties: + lane-polarities: + minItems: 2 + maxItems: 3 + + data-lanes: + minItems: 1 + maxItems: 2 + items: + minimum: 1 + maximum: 3 + + clock-lanes: + minimum: 1 + maximum: 3 + + port@2: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: | + CSIPHY2 interface: + OMAP 3630: CSI2A / CCP2B + OMAP 3430: CSI2 (CSIa) + + properties: + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + + properties: + lane-polarities: + minItems: 2 + maxItems: 3 + + data-lanes: + minItems: 1 + maxItems: 2 + items: + minimum: 1 + maximum: 3 + + clock-lanes: + minimum: 1 + maximum: 3 + +required: + - compatible + - reg + - interrupts + - iommus + - syscon + - ti,phy-type + - '#clock-cells' + +additionalProperties: false + +examples: + - | + #include + + isp@480bc000 { + compatible =3D "ti,omap3-isp"; + reg =3D <0x480bc000 0x12fc>, + <0x480bd800 0x0600>; + interrupts =3D <24>; + iommus =3D <&mmu_isp>; + syscon =3D <&scm_conf 0x2f0>; + ti,phy-type =3D ; + #clock-cells =3D <1>; + vdd-csiphy1-supply =3D <&vaux2>; + vdd-csiphy2-supply =3D <&vaux2>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + parallel_ep: endpoint { + remote-endpoint =3D <¶llel>; + }; + }; + + port@1 { + reg =3D <1>; + csi1_ep: endpoint { + remote-endpoint =3D <&smia_1>; + clock-lanes =3D <1>; + data-lanes =3D <2>; + lane-polarities =3D <0 0>; + }; + }; + + port@2 { + reg =3D <2>; + csi2a_ep: endpoint { + remote-endpoint =3D <&smia_2>; + clock-lanes =3D <2>; + data-lanes =3D <1 3>; + lane-polarities =3D <1 1 1>; + }; + }; + }; + }; --=20 2.51.0