From nobody Sun Feb 8 22:22:26 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C978C32A3CF for ; Wed, 24 Dec 2025 07:11:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766560321; cv=none; b=U/CKI1fEuUCp5hM2y3UGO/kc3q3ExgE3QQN0i8rb6CPG+1se5u24OtGEzo6qQpf+oSgc0PTqpOvKS9lMbkyviCp3HrLBfi2mOUxW78VMffLnlnpCFiCRvWvPF5GuGlhZQtXTz7EkI64C/rCbFbc0EEkhq+J89LnVM6rpsGqGpVM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766560321; c=relaxed/simple; bh=5NPWrOeqD//utJO3LRtdoVjbKuz28kd6rOAhLnF/cMo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=n5xN4iU6FtIw5FiYEdp/xK3i+yVSlG+HCsp8LNtaokPeI4r5U+KSAHaxtmQu7OHst51ixnsTKQWyumZNFFSKaArLrER3OK98cKZgLd0l2zzyl5vS7qy28VauGKE3NQnQPIZkGon0YAjhYVJJ19nxaMfEXFr3oJU4/Lie+AmXho4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=WtU8emUI; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=foI347Pp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="WtU8emUI"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="foI347Pp" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BO6PNCm678225 for ; Wed, 24 Dec 2025 07:11:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2YfFfMSB4exFplLupweAVHt/pUfFT0Wd3bKSpsIdM24=; b=WtU8emUIOhpvv+m3 WeKl1dZWFpzWOEsgc9g3P+wMIZZ/JGxX1ItqIEew+BvBsPT+zxDpdyB+c9dXmYjy bl8z7dTIFboe5TPp8TM/gSD47ulMlIcMf+auV7JB/WT742NcpgDiEKkwKwy5Qx6r RN9McbkqK/fymZQdhhFUyQVOfSCkXx6ddg+sz/nR0ZlaBkMSD5mCzpPwynDg/N4b H/ipfrAgdphL3t9xyLt8fcSP0xVVZXZdMx5SsQTU6KgfyxRoejDOWgl2N35uDGRS KbS6GciPmjf5us+CaA8YdwlQ6hBAtU9uyKaTsY118wvcoFjAz1Csmy7gRs0uZS7b vSxT4g== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b7yvq1uw1-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 24 Dec 2025 07:11:59 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-34c7d0c5ed2so6202099a91.0 for ; Tue, 23 Dec 2025 23:11:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766560318; x=1767165118; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2YfFfMSB4exFplLupweAVHt/pUfFT0Wd3bKSpsIdM24=; b=foI347PpbKWu3o8jYN7BN6rmdFf9+mZaStUNQpag7WXVaM+2+fKjnj+6t4Kb85TVLQ TJ2Eg56I1dkjaFFbZ/WKK0QcfckMU2D6qhuk5d4DZC1RND5v921sySy1IexSgf3D5Ng1 TuJNg3GA5n5r7TdgFD1/DenGKiynU6VmHlt9RNu44u0e8Lp6Q1K1cT2FPeP3zSWWrInM AvpxUnqtUsWTmrx4GW0qc2xpG9ngcIddW2PSkrbRGucMAkhq8sAhjup3T07S1pm9G7S3 j6BXLydbVEckE8nvWYsqXJ+GFLS5j6+5l2Uj1uxuNokjv9Hy4M3g028vuSzTXAANafpn yAFA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766560318; x=1767165118; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=2YfFfMSB4exFplLupweAVHt/pUfFT0Wd3bKSpsIdM24=; b=iC/ZklCz8UvlAeJgwuX72D6bjCt0q2jLQ6gFnLQRseGMjBDQUQ4QOcmJUI14PBy/Wf osF04YsGGd1rHiJrst7hKWSezgtG9GdURDgS6f9yObNr88iDAzZJC1M92ky/qPb60nEs yRsp4N/hnAhqCp9843tf2duT6qZWapg0oUiLC4b5ztAIBrgcCeC2IjG4uP/BilNexBGR a5L4yz5mLSARR+33HN/Yk6ulx2ebsr22+fNef3WNStoT9vey8qtBCaqIAopsCFU8dJJ2 Yfw5NR0nNHKuAeHiFwiS6Zcc1VIcWE7zceZMMgR/nvlWO23VsOTn0QceGAD4PiRD7W5l RxDA== X-Forwarded-Encrypted: i=1; AJvYcCWTMdDs3qYfm+fzmpLY6S7f2xDnzaXPTzg7xjul+Hv8DKQ7nCUmI6JQl6BUEzfKIsWAoG3GaVPz9k+1IfY=@vger.kernel.org X-Gm-Message-State: AOJu0YxB8DI6fpHxtxpcCrzD2vVHM5VOBXJRyrKOZfIlY4vlFKBbEEHE 8RcstWzrIhGMUZ5AJ+R4AXCgShzw+7fLPfy1AUnPhe3v8uC9eTm+sh20FzXTeKAwN32OdP8R0u0 8qqiMBh7EH623ZF3sPelA9yeLk51elAKGU+Fkddnra0htBjHXwRsIx8c3tf/8ihd7p4c= X-Gm-Gg: AY/fxX4uIUFnDQjuawPxIzc4xDqb5ymamkJa+z+UQndQYtfyrDWn7dqkkSTTbNTqjzL NKD2VD05g1Q1fhZpRyDaqJ/g/eQ+T8ST/Af39B9pHuTdwoWQhAA8i+cxgPl/To//k3WBAU3PzMZ aCfmSTFASrMEKZRDu6NqzyhR4Lq0GNqgXlZagtzguIlNPxP33AohTV8eRFxe8D2Bm2AotzXoCmf klkJtFEEZzfoGRQIELpK1WLxGwn2TGJreFTJ2y1oPOJ1whCPS3y6uTakgQhzn8e1zGhB+Lrx16F I1BECH35TJrQIiuwtLuEHB3+jwLa1nZzZqkzZk8M+XJKX2qf0Stv5yr0E5lY93HOZURao98qLXp wf4xdkMwh5BOQtZd/6QWZ0TXxbJLgN7r9cxY4CzndE/PYhlGzVw== X-Received: by 2002:a17:90b:2248:b0:340:7b2e:64cc with SMTP id 98e67ed59e1d1-34e921353d3mr15053979a91.15.1766560318372; Tue, 23 Dec 2025 23:11:58 -0800 (PST) X-Google-Smtp-Source: AGHT+IExx/RAYAffGknp8W9r275ggkrkV7HXP1HEd06LyL1fEDWRjxE4J83htW2R0rnM8BM/TmyhiA== X-Received: by 2002:a17:90b:2248:b0:340:7b2e:64cc with SMTP id 98e67ed59e1d1-34e921353d3mr15053955a91.15.1766560317860; Tue, 23 Dec 2025 23:11:57 -0800 (PST) Received: from hu-botlagun-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-34e769c347asm8977146a91.0.2025.12.23.23.11.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 23:11:57 -0800 (PST) From: Venkata Gopi Nagaraju Botlagunta Date: Wed, 24 Dec 2025 12:41:40 +0530 Subject: [PATCH v4 1/2] dt-bindings: bridge: lt9211c: Add bindings Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251224-add-lt9211c-bridge-v4-1-406e73ec28c5@oss.qualcomm.com> References: <20251224-add-lt9211c-bridge-v4-0-406e73ec28c5@oss.qualcomm.com> In-Reply-To: <20251224-add-lt9211c-bridge-v4-0-406e73ec28c5@oss.qualcomm.com> To: Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Marek Vasut Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Gopi Botlagunta , Nilesh Laad , venkata.valluru@oss.qualcomm.com, jessica.zhang@oss.qualcomm.com, Yi Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766560305; l=2323; i=venkata.botlagunta@oss.qualcomm.com; s=20251110; h=from:subject:message-id; bh=d7nkcVTQqp03kvoFSTF6KcENWWENfBKsBJBvo2yMm9c=; b=/ZOd6I6G0zKL8vJQa0CP3RYCfnKVVXNUAwUmgWyR4V0PpM5w2oU8YnZVyk2PcWX6bJsCR7tTB j9jeE4nJoRxCv7fOhRvwRjn5wk7mMroAEFIemxB3ht8cCPesPrZJUvX X-Developer-Key: i=venkata.botlagunta@oss.qualcomm.com; a=ed25519; pk=/SnYBwlkTzDCLnHFgEY0qFwPgKIV+aQWRbc3naiLzrk= X-Proofpoint-ORIG-GUID: g93KXQwjxxVxFs8M8pPpl_eUHY9iBn0Z X-Authority-Analysis: v=2.4 cv=abZsXBot c=1 sm=1 tr=0 ts=694b923f cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=GNq8Cu9_-0EbQeekDTwA:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-GUID: g93KXQwjxxVxFs8M8pPpl_eUHY9iBn0Z X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjI0MDA2MCBTYWx0ZWRfX0IZtvpROtNmW ZsfyOss/YznueDCKJfKJl5sa++jZnVtmZDaA7LmOCx0MpSYfODGZimMNlY7gfRohWgt2NxoC5Fp Ab+IrFaTTYKcuQ9dtvBQe5FuJjJpemFqPhRvd0as9XFByeZfd/eJQHAjoJgUkkU2pK4tX5mNBFU MqkLmLCCSPjkvS1NMZ1GOT+lRi6A7/PzsgxGsP7IDe80mcQXTxZWgZCKK5HvzSNYQ2Ecsy7/b6Z 6bKFasD/Eba1+KHClTib5q4lP7YG2MUZNQ4czbAxzCTL02J15BcrqhlDBMZgvC0HE8Ek5+kF6Az nBywpye6TpwI9O3akrXqAO8QKGkfJL+43j4r6nQhAX6Dg4V6+Wzk5qmWR9XKXRrkf7KetjUnA5Y 7uXOfy0JEhdCN4cnUsAk+J/q3CjgLC/7CQAP5YKuNolQ5lRH3LtB07axLNKWf4Frekd/3SUuplu vlsolwytDQFlF42AEFg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-24_02,2025-12-22_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 priorityscore=1501 lowpriorityscore=0 bulkscore=0 spamscore=0 clxscore=1015 malwarescore=0 phishscore=0 suspectscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512240060 From: Yi Zhang Add bindings for lt9211c. Signed-off-by: Yi Zhang Signed-off-by: Nilesh Laad Signed-off-by: Gopi Botlagunta --- .../bindings/display/bridge/lontium,lt9211.yaml | 42 ++++++++++++++++++= ++-- 1 file changed, 40 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/bridge/lontium,lt921= 1.yaml b/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.ya= ml index 9a6e9b25d14a..98079df61cbb 100644 --- a/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.yaml +++ b/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.yaml @@ -4,19 +4,20 @@ $id: http://devicetree.org/schemas/display/bridge/lontium,lt9211.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# =20 -title: Lontium LT9211 DSI/LVDS/DPI to DSI/LVDS/DPI bridge. +title: Lontium LT9211/LT9211C DSI/LVDS/DPI to DSI/LVDS/DPI bridge. =20 maintainers: - Marek Vasut =20 description: | - The LT9211 are bridge devices which convert Single/Dual-Link DSI/LVDS + The LT9211 and LT9211C are bridge devices which convert Single/Dual-Link= DSI/LVDS or Single DPI to Single/Dual-Link DSI/LVDS or Single DPI. =20 properties: compatible: enum: - lontium,lt9211 + - lontium,lt9211c =20 reg: maxItems: 1 @@ -91,6 +92,43 @@ examples: =20 vccio-supply =3D <<9211_1v8>; =20 + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + endpoint { + remote-endpoint =3D <&dsi0_out>; + }; + }; + + port@2 { + reg =3D <2>; + + endpoint { + remote-endpoint =3D <&panel_in_lvds>; + }; + }; + }; + }; + }; + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + lvds-bridge@3b { + compatible =3D "lontium,lt9211c"; + reg =3D <0x3b>; + + reset-gpios =3D <&tlmm 128 GPIO_ACTIVE_HIGH>; + + vccio-supply =3D <<9211c_1v8>; + ports { #address-cells =3D <1>; #size-cells =3D <0>; --=20 2.34.1 From nobody Sun Feb 8 22:22:26 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D192532A3C3 for ; Wed, 24 Dec 2025 07:12:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766560329; cv=none; b=i11OJvMM9mRAxQ2Zm9cippHwbfDrne2h/1tHm+2q9IXxKxtvugljMAzLeOiT5GaUtTwuVDZ3hT00SVfy6iYWKDlweMmuhfPoHQSFqeQRZqkTumMGKd88VANDiIPAsGfPSoInwvm4VLkgxMSdySgWSNivN2hjX8Ch0Rk+bkY63I8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766560329; c=relaxed/simple; bh=421fNgLNR/rNAKKedij3CAFW0qOSGWTUZ5+OGQP0Lsg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=f6V/aVCYr9D5EHyU7D/WnJR52s6PfMGvHuLKZjTksgQLNS/B0YWCOkqXZtIUKpudB8vap7OZ4qLjLs5YIp1vAL4jwFD1QsJjGC9rZzJSE7ok/DfjJksVQLqKeZovksjgXtdL9W1ifPAL9w5lbL/GmOZcdJwlhG9OLQkzqoe/eoc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ty+OwbHv; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RCgiFsyA; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ty+OwbHv"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RCgiFsyA" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BO3wWla3796894 for ; Wed, 24 Dec 2025 07:12:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= P/Uonx2pxi5wJyCworWRtzZG7D+KfVCQrD8PS8WCsDk=; b=Ty+OwbHvhTHX/+We JVCCLVQZ6ZiTLG9gfXpNBkehzIqFgLPRLcBxH8TQs0K2NYC/ePr6NrbIJpdUw1kH JRwV7pxVIoC80UBZFq0tFfwpqGlP+/aL9+PDP/f0sfD35zmqJxXxnEF5eMqGqdgR Eo3zV1OEq3WyyiWUut+H9v6YVfIFo+zcyrq0Q8z07+pRZfoSn70BqxCZSa72/BdV D2b7KOnGmA3NA2a7Uz5/yKUogUeggVS6uIXj08AS8XT5vFcaVgKNSaQ0EX4k4CsV UlWdY5VYSOmJ3unqxytzH7B2myGRsRJUOsbY2r2+ETELYKZ5yh3AqhbgWuhCS2Vp e0U++g== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b88r68dy7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 24 Dec 2025 07:12:05 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-b6097ca315bso10430677a12.3 for ; Tue, 23 Dec 2025 23:12:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766560325; x=1767165125; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=P/Uonx2pxi5wJyCworWRtzZG7D+KfVCQrD8PS8WCsDk=; b=RCgiFsyAeMorv7/o2l2WyAtT8/jxqNxxnHTfOssAI7MHOE54Z1uTGApedWeoAKyHN6 rQNYiFWdQxrbfQlfd8BPKfDKTXroVaAWEdeSHtMDzs6oieE1Q8sBBje/MdFEycHtv0lw IAd47JlFUiFrmAJvYU69GWTXMl4YqQxnJO0IuD4h3VybkW5GANt9IFjtGjxWq4su6a3l tPNT3Xjl38Kw6S6EL9RwlyGS9VJSmnSL4r5crxq6TUFwLaWMPqSYPRGb3AMJd0qcwl6R oDGWOXWQdFLB/UyfOgBVOGcf/qDkGDH/vIcVQLkrxdDN9+DH/GObtExYda6T46TvCMcr VDcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766560325; x=1767165125; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=P/Uonx2pxi5wJyCworWRtzZG7D+KfVCQrD8PS8WCsDk=; b=i0Wy89YBtBRkmh55bG2VRylcOQsWjGh4CZkr2Kw+QOhO1YTodR5RxsffRgc2htKNWc y+4cAVZm/JrA/+3BpIumAaLNdPTIQty/WlGIxkkPaRjgYLgMXb/MkpBc/PjDxug6M8uR H5tjLBjpeLZbnZ51oFyJ5O57xeKGg3NGllAEjzLIMd1LLauRwdAA0eaydjRA/etTq+p5 1dQFpTA4YBa0x5Xer0M2OwD3TbyKj71hw864MHH3peocYjMVvYahKxrI4vNCBCSBfErZ U5QP0jLmqlXagx4SPuh0rsaZtDnDOKGtKKVNQlKKoZY0X5dtdgLg5vwAxuKNs/XCIiPC kZPg== X-Forwarded-Encrypted: i=1; AJvYcCW2swV6olcnAkiJfH1KIv0Y1+y29MHCF1dWJ1kSO5U5g17MaADFeA8lejfsXoot4V5SFNbeSttNuIn7HcA=@vger.kernel.org X-Gm-Message-State: AOJu0YxaNVwfx5O2ie/T4fJgas15GmMVv0/1gLKten2FRwXCbaZXNfll NWbNPYp3ngX3T6Zq3K7xirQdunX3HMx4z3ZIYmkg0W8cPUtgBoxVJY42djDdmBGoUBnsfT09jcq 6kgU9HBAB8GdvPDsZuJgn7LrSDnS2gm2RuFD273r1mYgp4O7MyWfHuN/dnqW1E/n1kwM= X-Gm-Gg: AY/fxX6Q/jXMv8yP0y/gN2b2x4onuQIMeh+K1IXZVLI9Ixegvk+m46J5TbJNfqV/Kp/ Pl+s+HQc/U2m4tVHTMvjdUfhXnwhYEWSHiGD5u1ly/P6LzwMuqdRdXsJ7LLKkVj1lK7XEItM1Y/ GYtk2hhJgsSPFLHGG5dYFEwrTnxteZ7/fzGAUNQjXXz8wHb+qEg9ZsuV/XjSfZsQEeAdq7K9BVy oBCYrBxkp+z8YLkB4Q9YFbiuzqqXrqU6rpilDqzWIs5Jm993sbyRyo8YW3W44spg0/JjmxqRVpC yKaxRGmfNsJPAzlLa2NfpHScmq1I1/OCP/tL3zcgdVcitEzDG2guxfoCPvwRmI6LKm2aGcZVylT zj9VCJNHh/xhJYgJ7chtvKsvRqAQ2wrrx0Wx0wBU7ALhmLGO+tQ== X-Received: by 2002:a05:6a20:2583:b0:364:33f7:6099 with SMTP id adf61e73a8af0-376a9ae2829mr17292616637.55.1766560324906; Tue, 23 Dec 2025 23:12:04 -0800 (PST) X-Google-Smtp-Source: AGHT+IEMYHkAaNRLGVDh/jTASnQhhMUOU7t2SIbf/L8LxpVwhkQVRxmMAKBTqvd/p+Fu+OZ2pO0M3Q== X-Received: by 2002:a05:6a20:2583:b0:364:33f7:6099 with SMTP id adf61e73a8af0-376a9ae2829mr17292565637.55.1766560324211; Tue, 23 Dec 2025 23:12:04 -0800 (PST) Received: from hu-botlagun-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-34e769c347asm8977146a91.0.2025.12.23.23.11.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 23:12:03 -0800 (PST) From: Venkata Gopi Nagaraju Botlagunta Date: Wed, 24 Dec 2025 12:41:41 +0530 Subject: [PATCH v4 2/2] drm/bridge: add support for lontium lt9211c bridge Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251224-add-lt9211c-bridge-v4-2-406e73ec28c5@oss.qualcomm.com> References: <20251224-add-lt9211c-bridge-v4-0-406e73ec28c5@oss.qualcomm.com> In-Reply-To: <20251224-add-lt9211c-bridge-v4-0-406e73ec28c5@oss.qualcomm.com> To: Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Marek Vasut Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Gopi Botlagunta , Nilesh Laad , venkata.valluru@oss.qualcomm.com, jessica.zhang@oss.qualcomm.com, Yi Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766560305; l=28270; i=venkata.botlagunta@oss.qualcomm.com; s=20251110; h=from:subject:message-id; bh=V2PQZz2IED13zxKTCdXA25xqbnt3RL/i+9UttWurYjQ=; b=4eF/NvpLbb+8iaYx2tqh2tjHPlXKoESd/C3u8N5qLh5Uk3qtLTl3YNlOYSB8gfc9qYIsotcKm ItlZDs55AoJAHcGpvSt9zt3yHfG1EdpdOwB73Jg3Zy2g/+p3qBmU6DQ X-Developer-Key: i=venkata.botlagunta@oss.qualcomm.com; a=ed25519; pk=/SnYBwlkTzDCLnHFgEY0qFwPgKIV+aQWRbc3naiLzrk= X-Proofpoint-GUID: A-ryMayMUAL9TuW5SmQTQAhkN3Y_hco2 X-Proofpoint-ORIG-GUID: A-ryMayMUAL9TuW5SmQTQAhkN3Y_hco2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjI0MDA2MCBTYWx0ZWRfXx3oyK3dxBXre zXDkQEOivryT17eb/zd+G9fMnaT0hGMJUUxxWRnKgOmvSlgRqPWbWxHTSubz2Q9YvB2+My+TGG+ lXiuRrdm57bx6bUFj+fhz/kkr+hjFotNHGibtILRlV9u1EKrYEn0YO+gayyqatAa+7+TnxFGSzD m7NdhsMmSk8iv2q/hJldcp9+ivIjBMVsl5DaUKGqIzzHEiS0rXo2n2kN1FGM5Tnu0R1pao69hfT jbL6QViKucs2GPyCfQtouOpIUcI6nzBtd9V/ekm4AR2zVTy0bzk6bU6HRwQCcpuIdxRdc8tMPgK 1rP0rZvnUHk9U+OYwDxssyfIiRXn5kcnwVEKwizaaI+to1FcMGf4Skfoy7rGjItluaQVM4vuZZa 2ZDEKK6lBSTqvFymR9ZWUySY6BvZVjH7EqhuAWZOV6QMNtAfoR7lQgqp+pMd0DXI++kIxm5gLHU HhFdvUcutw7YrmgTtBw== X-Authority-Analysis: v=2.4 cv=Qahrf8bv c=1 sm=1 tr=0 ts=694b9245 cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=997wjNfAVR2wvfQCef8A:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-24_02,2025-12-22_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 clxscore=1015 lowpriorityscore=0 adultscore=0 priorityscore=1501 malwarescore=0 spamscore=0 bulkscore=0 impostorscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512240060 From: Yi Zhang LT9211c is a Single/Dual-Link DSI/LVDS or Single DPI input to Single-link/Dual-Link DSI/LVDS or Single DPI output bridge chip. Extend the existing lontium-lt9211 driver to support DSI-to-LVDS bridge configuration. Signed-off-by: Yi Zhang Signed-off-by: Nilesh Laad Signed-off-by: Gopi Botlagunta --- drivers/gpu/drm/bridge/lontium-lt9211.c | 829 ++++++++++++++++++++++++++++= +--- 1 file changed, 768 insertions(+), 61 deletions(-) diff --git a/drivers/gpu/drm/bridge/lontium-lt9211.c b/drivers/gpu/drm/brid= ge/lontium-lt9211.c index 399fa7eebd49..c8318bf81392 100644 --- a/drivers/gpu/drm/bridge/lontium-lt9211.c +++ b/drivers/gpu/drm/bridge/lontium-lt9211.c @@ -19,6 +19,7 @@ #include #include #include +#include =20 #include #include @@ -36,20 +37,37 @@ #define REG_CHIPID2 0x8102 #define REG_CHIPID2_VALUE 0xe3 =20 +/* LT9211C chip ID values */ +#define REG_CHIPID0_LT9211C_VALUE 0x21 +#define REG_CHIPID1_LT9211C_VALUE 0x03 +#define REG_CHIPID2_LT9211C_VALUE 0xe1 + #define REG_DSI_LANE 0xd000 /* DSI lane count - 0 means 4 lanes ; 1, 2, 3 means 1, 2, 3 lanes. */ #define REG_DSI_LANE_COUNT(n) ((n) & 3) =20 +enum lt9211_chip_type { + LT9211, + LT9211C, +}; + struct lt9211 { struct drm_bridge bridge; struct device *dev; struct regmap *regmap; - struct mipi_dsi_device *dsi; + struct mipi_dsi_device *dsi; struct drm_bridge *panel_bridge; struct gpio_desc *reset_gpio; struct regulator *vccio; - bool lvds_dual_link; - bool lvds_dual_link_even_odd_swap; + bool lvds_dual_link; + bool lvds_dual_link_even_odd_swap; + enum lt9211_chip_type chip_type; + struct workqueue_struct *wq; + struct delayed_work lt9211_dw; + struct drm_display_mode mode; + bool bpp24; + bool jeida; + bool de; }; =20 static const struct regmap_range lt9211_rw_ranges[] =3D { @@ -70,6 +88,14 @@ static const struct regmap_access_table lt9211_rw_table = =3D { .n_yes_ranges =3D ARRAY_SIZE(lt9211_rw_ranges), }; =20 +static const struct mipi_dsi_device_info lt9211_info =3D { + "lt9211", 0, NULL +}; + +static const struct mipi_dsi_device_info lt9211c_info =3D { + "lt9211c", 0, NULL +}; + static const struct regmap_range_cfg lt9211_range =3D { .name =3D "lt9211", .range_min =3D 0x0000, @@ -93,6 +119,49 @@ static const struct regmap_config lt9211_regmap_config = =3D { .max_register =3D 0xda00, }; =20 +static const struct regmap_range lt9211c_rw_ranges[] =3D { + regmap_reg_range(0xff, 0xff), + regmap_reg_range(0x8100, 0x8182), + regmap_reg_range(0x8200, 0x82aa), + regmap_reg_range(0x8500, 0x85ff), + regmap_reg_range(0x8600, 0x86a0), + regmap_reg_range(0x8700, 0x8746), + regmap_reg_range(0xd000, 0xd0a7), + regmap_reg_range(0xd400, 0xd42c), + regmap_reg_range(0xd800, 0xd838), + regmap_reg_range(0xd9c0, 0xd9d5), +}; + +static const struct regmap_access_table lt9211c_rw_table =3D { + .yes_ranges =3D lt9211c_rw_ranges, + .n_yes_ranges =3D ARRAY_SIZE(lt9211c_rw_ranges), +}; + +static const struct regmap_range_cfg lt9211c_range =3D { + .name =3D "lt9211c", + .range_min =3D 0x0000, + .range_max =3D 0xda00, + .selector_reg =3D REG_PAGE_CONTROL, + .selector_mask =3D 0xff, + .selector_shift =3D 0, + .window_start =3D 0, + .window_len =3D 0x100, +}; + +static const struct regmap_config lt9211c_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .rd_table =3D <9211c_rw_table, + .wr_table =3D <9211c_rw_table, + .volatile_table =3D <9211c_rw_table, + .ranges =3D <9211c_range, + .num_ranges =3D 1, + .cache_type =3D REGCACHE_RBTREE, + .max_register =3D 0xda00, +}; + +static void lt9211_delayed_work_func(struct work_struct *work); + static struct lt9211 *bridge_to_lt9211(struct drm_bridge *bridge) { return container_of(bridge, struct lt9211, bridge); @@ -120,15 +189,24 @@ static int lt9211_read_chipid(struct lt9211 *ctx) return ret; } =20 - /* Test for known Chip ID. */ - if (chipid[0] !=3D REG_CHIPID0_VALUE || chipid[1] !=3D REG_CHIPID1_VALUE = || - chipid[2] !=3D REG_CHIPID2_VALUE) { - dev_err(ctx->dev, "Unknown Chip ID: 0x%02x 0x%02x 0x%02x\n", - chipid[0], chipid[1], chipid[2]); - return -EINVAL; + /* Test for LT9211 Chip ID. */ + if (chipid[0] =3D=3D REG_CHIPID0_VALUE && chipid[1] =3D=3D REG_CHIPID1_VA= LUE && + chipid[2] =3D=3D REG_CHIPID2_VALUE) { + dev_dbg(ctx->dev, "Detected LT9211 chip\n"); + return 0; } =20 - return 0; + /* Test for LT9211C Chip ID. */ + if (chipid[0] =3D=3D REG_CHIPID0_LT9211C_VALUE && + chipid[1] =3D=3D REG_CHIPID1_LT9211C_VALUE && + chipid[2] =3D=3D REG_CHIPID2_LT9211C_VALUE) { + dev_dbg(ctx->dev, "Detected LT9211C chip\n"); + return 0; + } + + dev_err(ctx->dev, "Unknown Chip ID: 0x%02x 0x%02x 0x%02x\n", chipid[0], + chipid[1], chipid[2]); + return -EINVAL; } =20 static int lt9211_system_init(struct lt9211 *ctx) @@ -366,8 +444,8 @@ static int lt9211_configure_plls(struct lt9211 *ctx, return ret; } =20 -static int lt9211_configure_tx(struct lt9211 *ctx, bool jeida, - bool bpp24, bool de) +static int lt9211_configure_tx(struct lt9211 *ctx, bool jeida, bool bpp24, + bool de) { const struct reg_sequence system_lt9211_tx_phy_seq[] =3D { /* DPI output disable */ @@ -394,8 +472,8 @@ static int lt9211_configure_tx(struct lt9211 *ctx, bool= jeida, }; =20 const struct reg_sequence system_lt9211_tx_dig_seq[] =3D { - { 0x8559, 0x40 | (jeida ? BIT(7) : 0) | - (de ? BIT(5) : 0) | (bpp24 ? BIT(4) : 0) }, + { 0x8559, 0x40 | (jeida ? BIT(7) : 0) | (de ? BIT(5) : 0) | + (bpp24 ? BIT(4) : 0) }, { 0x855a, 0xaa }, { 0x855b, 0xaa }, { 0x855c, ctx->lvds_dual_link ? BIT(0) : 0 }, @@ -464,8 +542,6 @@ static void lt9211_atomic_enable(struct drm_bridge *bri= dge, const struct drm_display_mode *mode; struct drm_connector *connector; struct drm_crtc *crtc; - bool lvds_format_24bpp; - bool lvds_format_jeida; u32 bus_flags; int ret; =20 @@ -483,18 +559,19 @@ static void lt9211_atomic_enable(struct drm_bridge *b= ridge, bridge_state =3D drm_atomic_get_new_bridge_state(state, bridge); bus_flags =3D bridge_state->output_bus_cfg.flags; =20 + ctx->de =3D !!(bus_flags & DRM_BUS_FLAG_DE_HIGH); switch (bridge_state->output_bus_cfg.format) { case MEDIA_BUS_FMT_RGB666_1X7X3_SPWG: - lvds_format_24bpp =3D false; - lvds_format_jeida =3D true; + ctx->bpp24 =3D false; + ctx->jeida =3D true; break; case MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA: - lvds_format_24bpp =3D true; - lvds_format_jeida =3D true; + ctx->bpp24 =3D true; + ctx->jeida =3D true; break; case MEDIA_BUS_FMT_RGB888_1X7X4_SPWG: - lvds_format_24bpp =3D true; - lvds_format_jeida =3D false; + ctx->bpp24 =3D true; + ctx->jeida =3D false; break; default: /* @@ -502,8 +579,8 @@ static void lt9211_atomic_enable(struct drm_bridge *bri= dge, * LVDS bus pixel format, use SPWG24 default * format until those are fixed. */ - lvds_format_24bpp =3D true; - lvds_format_jeida =3D false; + ctx->bpp24 =3D true; + ctx->jeida =3D false; dev_warn(ctx->dev, "Unsupported LVDS bus format 0x%04x, please check output bridge driver= . Falling back to SPWG24.\n", bridge_state->output_bus_cfg.format); @@ -519,35 +596,42 @@ static void lt9211_atomic_enable(struct drm_bridge *b= ridge, crtc =3D drm_atomic_get_new_connector_state(state, connector)->crtc; crtc_state =3D drm_atomic_get_new_crtc_state(state, crtc); mode =3D &crtc_state->adjusted_mode; - ret =3D lt9211_read_chipid(ctx); if (ret) return; =20 - ret =3D lt9211_system_init(ctx); - if (ret) - return; - - ret =3D lt9211_configure_rx(ctx); - if (ret) - return; - - ret =3D lt9211_autodetect_rx(ctx, mode); - if (ret) - return; - - ret =3D lt9211_configure_timing(ctx, mode); - if (ret) - return; - - ret =3D lt9211_configure_plls(ctx, mode); - if (ret) - return; - - ret =3D lt9211_configure_tx(ctx, lvds_format_jeida, lvds_format_24bpp, - bus_flags & DRM_BUS_FLAG_DE_HIGH); - if (ret) - return; + if (ctx->chip_type =3D=3D LT9211C && ctx->wq) { + drm_mode_copy(&ctx->mode, mode); + /* LT9211C must enable after mipi clock enable */ + queue_delayed_work(ctx->wq, &ctx->lt9211_dw, + msecs_to_jiffies(100)); + } else if (ctx->chip_type =3D=3D LT9211) { + ret =3D lt9211_system_init(ctx); + if (ret) + return; + + ret =3D lt9211_configure_rx(ctx); + if (ret) + return; + + ret =3D lt9211_autodetect_rx(ctx, mode); + if (ret) + return; + + ret =3D lt9211_configure_timing(ctx, mode); + if (ret) + return; + + ret =3D lt9211_configure_plls(ctx, mode); + if (ret) + return; + + ret =3D lt9211_configure_tx(ctx, ctx->jeida, + ctx->bpp24, + ctx->de); + if (ret) + return; + } =20 dev_dbg(ctx->dev, "LT9211 enabled.\n"); } @@ -672,11 +756,6 @@ static int lt9211_parse_dt(struct lt9211 *ctx) =20 static int lt9211_host_attach(struct lt9211 *ctx) { - const struct mipi_dsi_device_info info =3D { - .type =3D "lt9211", - .channel =3D 0, - .node =3D NULL, - }; struct device *dev =3D ctx->dev; struct device_node *host_node; struct device_node *endpoint; @@ -698,7 +777,11 @@ static int lt9211_host_attach(struct lt9211 *ctx) if (dsi_lanes < 0) return dsi_lanes; =20 - dsi =3D devm_mipi_dsi_device_register_full(dev, host, &info); + if (ctx->chip_type =3D=3D LT9211C) + dsi =3D devm_mipi_dsi_device_register_full(dev, host, <9211c_info); + else + dsi =3D devm_mipi_dsi_device_register_full(dev, host, <9211_info); + if (IS_ERR(dsi)) return dev_err_probe(dev, PTR_ERR(dsi), "failed to create dsi device\n"); @@ -707,11 +790,17 @@ static int lt9211_host_attach(struct lt9211 *ctx) =20 dsi->lanes =3D dsi_lanes; dsi->format =3D MIPI_DSI_FMT_RGB888; - dsi->mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | - MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO_NO_HSA | - MIPI_DSI_MODE_VIDEO_NO_HFP | MIPI_DSI_MODE_VIDEO_NO_HBP | - MIPI_DSI_MODE_NO_EOT_PACKET; =20 + if (ctx->chip_type =3D=3D LT9211C) { + dsi->mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_LPM; + } else { + dsi->mode_flags =3D + MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | + MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO_NO_HSA | + MIPI_DSI_MODE_VIDEO_NO_HFP | + MIPI_DSI_MODE_VIDEO_NO_HBP | + MIPI_DSI_MODE_NO_EOT_PACKET; + } ret =3D devm_mipi_dsi_attach(dev, dsi); if (ret < 0) { dev_err(dev, "failed to attach dsi to host: %d\n", ret); @@ -732,6 +821,7 @@ static int lt9211_probe(struct i2c_client *client) return PTR_ERR(ctx); =20 ctx->dev =3D dev; + ctx->chip_type =3D LT9211; =20 /* * Put the chip in reset, pull nRST line low, @@ -748,10 +838,24 @@ static int lt9211_probe(struct i2c_client *client) if (ret) return ret; =20 - ctx->regmap =3D devm_regmap_init_i2c(client, <9211_regmap_config); + if (of_device_is_compatible(dev->of_node, "lontium,lt9211c")) { + ctx->chip_type =3D LT9211C; + ctx->regmap =3D + devm_regmap_init_i2c(client, <9211c_regmap_config); + } else { + ctx->chip_type =3D LT9211; + ctx->regmap =3D + devm_regmap_init_i2c(client, <9211_regmap_config); + } if (IS_ERR(ctx->regmap)) return PTR_ERR(ctx->regmap); =20 + /* Initialize LT9211C-specific fields */ + ctx->wq =3D create_workqueue("lt9211_work"); + if (!ctx->wq) + return -ENOMEM; + INIT_DELAYED_WORK(&ctx->lt9211_dw, lt9211_delayed_work_func); + dev_set_drvdata(dev, ctx); i2c_set_clientdata(client, ctx); =20 @@ -769,17 +873,620 @@ static void lt9211_remove(struct i2c_client *client) { struct lt9211 *ctx =3D i2c_get_clientdata(client); =20 + if (ctx->wq) + destroy_workqueue(ctx->wq); + drm_bridge_remove(&ctx->bridge); } =20 -static const struct i2c_device_id lt9211_id[] =3D { +static int lt9211c_configure_rx(struct lt9211 *ctx) +{ + unsigned int pval; + + const struct reg_sequence lt9211c_rx_phy_seq[] =3D { + { REG_DSI_LANE, REG_DSI_LANE_COUNT(ctx->dsi->lanes) }, + { 0x8201, 0x11 }, + { 0x8218, 0x48 }, + { 0x8201, 0x91 }, + { 0x8202, 0x00 }, + { 0x8203, 0xee }, + { 0x8209, 0x21 }, + { 0x8204, 0x44 }, + { 0x8205, 0xc4 }, + { 0x8206, 0x44 }, + { 0x8213, 0x0c }, + + { 0xd001, 0x00 }, + { 0xd002, 0x0e }, + { 0xd005, 0x00 }, + { 0xd00a, 0x59 }, + { 0xd00b, 0x20 }, + }; + + const struct reg_sequence lt9211c_rx_phy_reset_seq[] =3D { + { 0x8109, 0xde }, + { 0x8109, 0xdf }, + }; + + const struct reg_sequence lt9211c_rx_clk_sel_seq[] =3D { + { 0x85e9, 0x88 }, + { 0x8180, 0x51 }, + { 0x8181, 0x10 }, + { 0x8632, 0x03 }, + }; + + const struct reg_sequence lt9211c_rx_input_sel_seq[] =3D { + { 0xd004, 0x00 }, + { 0xd021, 0x46 }, + }; + + const struct reg_sequence lt9211c_rx_dig_seq[] =3D { + { 0x853f, 0x08 }, { 0x8540, 0x04 }, { 0x8541, 0x03 }, + { 0x8542, 0x02 }, { 0x8543, 0x01 }, { 0x8545, 0x04 }, + { 0x8546, 0x03 }, { 0x8547, 0x02 }, { 0x8548, 0x01 }, + { 0x8544, 0x00 }, { 0x8549, 0x00 }, + }; + + int ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_phy_seq, + ARRAY_SIZE(lt9211c_rx_phy_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_phy_reset_seq, + ARRAY_SIZE(lt9211c_rx_phy_reset_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_clk_sel_seq, + ARRAY_SIZE(lt9211c_rx_clk_sel_seq)); + if (ret) + return ret; + ret =3D regmap_read(ctx->regmap, 0x8180, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8180, ((pval & 0xfc) | 0x03)); + if (ret) + return ret; + + ret =3D regmap_read(ctx->regmap, 0x8680, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, (pval & 0xf8)); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x05); + if (ret) + return ret; + + ret =3D regmap_read(ctx->regmap, 0x8530, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8530, ((pval & 0xf8) | 0x11)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_input_sel_seq, + ARRAY_SIZE(lt9211c_rx_input_sel_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_dig_seq, + ARRAY_SIZE(lt9211c_rx_dig_seq)); + if (ret) + return ret; + + /* Give the chip time to lock onto RX stream. */ + msleep(100); + + return 0; +} + +static int lt9211c_autodetect_rx(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + u16 width, height; + u8 buf[5]; + u8 format; + u8 sot[8]; + int ret; + + /* Read the SOT from the chip. */ + ret =3D regmap_bulk_read(ctx->regmap, 0xd088, sot, sizeof(sot)); + if (ret) + return ret; + + dev_dbg(ctx->dev, "Sot Num =3D 0x%02x, 0x%02x, 0x%02x, 0x%02x\n", sot[0], + sot[2], sot[4], sot[6]); + + dev_dbg(ctx->dev, "Sot Data =3D 0x%02x, 0x%02x, 0x%02x, 0x%02x\n", sot[1], + sot[3], sot[5], sot[7]); + /* HS Settle Set */ + if ((sot[0] > 0x10) && (sot[0] < 0x50)) + regmap_write(ctx->regmap, 0xd002, sot[0] - 5); + else + regmap_write(ctx->regmap, 0xd002, 0x08); + + /* Width/Height/Format Auto-detection */ + ret =3D regmap_bulk_read(ctx->regmap, 0xd082, buf, sizeof(buf)); + if (ret) + return ret; + width =3D (buf[0] << 8) | buf[1]; + height =3D (buf[3] << 8) | buf[4]; + format =3D buf[2] & 0xf; + + if (format =3D=3D 0x3) { /* YUV422 16bit */ + width /=3D 2; + } else if (format =3D=3D 0xa) { /* RGB888 24bit */ + width /=3D 3; + } else { + dev_err(ctx->dev, "Unsupported DSI format 0x%01x\n", format); + return -EINVAL; + } + + if (width !=3D mode->hdisplay) { + dev_err(ctx->dev, + "RX: Detected DSI width (%d) does not match mode hdisplay (%d)\n", + width, mode->hdisplay); + return -EINVAL; + } + + if (height !=3D mode->vdisplay) { + dev_err(ctx->dev, + "RX: Detected DSI height (%d) does not match mode vdisplay (%d)\n", + height, mode->vdisplay); + return -EINVAL; + } + + dev_dbg(ctx->dev, "RX: %dx%d format=3D0x%01x\n", width, height, format); + return 0; +} + +static int lt9211c_configure_timing(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + const struct reg_sequence lt9211c_timing[] =3D { + { 0xd00d, (mode->vtotal >> 8) & 0xff }, + { 0xd00e, mode->vtotal & 0xff }, + { 0xd00f, (mode->vdisplay >> 8) & 0xff }, + { 0xd010, mode->vdisplay & 0xff }, + { 0xd011, (mode->htotal >> 8) & 0xff }, + { 0xd012, mode->htotal & 0xff }, + { 0xd013, (mode->hdisplay >> 8) & 0xff }, + { 0xd014, mode->hdisplay & 0xff }, + { 0xd015, (mode->vsync_end - mode->vsync_start) & 0xff }, + { 0xd04c, ((mode->hsync_end - mode->hsync_start) >> 8) & 0xff }, + { 0xd016, (mode->hsync_end - mode->hsync_start) & 0xff }, + { 0xd017, ((mode->vsync_start - mode->vdisplay) >> 8) & 0xff }, + { 0xd018, (mode->vsync_start - mode->vdisplay) & 0xff }, + { 0xd019, ((mode->hsync_start - mode->hdisplay) >> 8) & 0xff }, + { 0xd01a, (mode->hsync_start - mode->hdisplay) & 0xff }, + }; + + return regmap_multi_reg_write(ctx->regmap, lt9211c_timing, + ARRAY_SIZE(lt9211c_timing)); +} + +static int lt9211c_configure_plls(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + const struct reg_sequence lt9211c_dessc_pll_reset[] =3D { + { 0x8103, 0xfe, 2000 }, + { 0x8103, 0xff, 0 }, + }; + + const struct reg_sequence lt9211c_pcr_cali_seq[] =3D { + { 0xd00a, 0x5f }, { 0xd01e, 0x51 }, { 0xd023, 0x80 }, + { 0xd024, 0x70 }, { 0xd025, 0x80 }, { 0xd02a, 0x10 }, + { 0xd021, 0x4f }, { 0xd022, 0xf0 }, { 0xd038, 0x04 }, + { 0xd039, 0x08 }, { 0xd03a, 0x10 }, { 0xd03b, 0x20 }, + { 0xd03f, 0x04 }, { 0xd040, 0x08 }, { 0xd041, 0x10 }, + { 0xd042, 0x20 }, { 0xd02b, 0xA0 }, + }; + + const struct reg_sequence lt9211c_pcr_reset_seq[] =3D { + { 0xd009, 0xdb }, + { 0xd009, 0xdf }, + { 0xd008, 0x80 }, + { 0xd008, 0x00 }, + }; + + unsigned int pval; + int ret; + u8 div; + u32 pcr_m; + u32 pcr_k; + u32 pcr_up; + u32 pcr_down; + + /* DeSSC PLL reference clock is 25 MHz XTal. */ + ret =3D regmap_write(ctx->regmap, 0x8226, 0x20); + if (ret) + return ret; + + /* Prediv =3D 0 */ + ret =3D regmap_write(ctx->regmap, 0x8227, 0x40); + if (ret) + return ret; + + if (mode->clock < 22000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x07); + ret |=3D regmap_write(ctx->regmap, 0x822c, 0x01); + div =3D 16; + } else if (mode->clock < 44000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x07); + div =3D 16; + } else if (mode->clock < 88000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x06); + div =3D 8; + } else if (mode->clock < 176000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x05); + div =3D 4; + } else { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x04); + div =3D 2; + } + + if (ret) + return ret; + + pcr_m =3D (mode->clock * div) / 25; + pcr_k =3D pcr_m % 1000; + pcr_m /=3D 1000; + + pcr_up =3D pcr_m + 1; + pcr_down =3D pcr_m - 1; + + pcr_k <<=3D 14; + + ret =3D regmap_write(ctx->regmap, 0xd008, 0x00); + if (ret < 0) + return ret; + + /* 0xd026: pcr_m */ + ret =3D regmap_write(ctx->regmap, 0xd026, (0x80 | (u8)pcr_m) & 0x7f); + if (ret < 0) + return ret; + + /* 0xd027 0xd028 0xd029: pcr_k */ + ret =3D regmap_write(ctx->regmap, 0xd027, (pcr_k >> 16) & 0xff); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0xd028, (pcr_k >> 8) & 0xff); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0xd029, pcr_k & 0xff); + if (ret < 0) + return ret; + + /* 0xd02d: pcr_m overflow limit setting */ + ret =3D regmap_write(ctx->regmap, 0xd02d, pcr_up); + if (ret < 0) + return ret; + + /* 0xd031: pcr_m underflow limit setting */ + ret =3D regmap_write(ctx->regmap, 0xd031, pcr_down); + if (ret < 0) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_dessc_pll_reset, + ARRAY_SIZE(lt9211c_dessc_pll_reset)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_pcr_cali_seq, + ARRAY_SIZE(lt9211c_pcr_cali_seq)); + if (ret) + return ret; + + if (mode->clock < 44000) { + ret =3D regmap_write(ctx->regmap, 0xd00c, 0x60); + ret |=3D regmap_write(ctx->regmap, 0xd01b, 0x00); + ret |=3D regmap_write(ctx->regmap, 0xd01c, 0x60); + } else { + ret =3D regmap_write(ctx->regmap, 0xd00c, 0x40); + ret |=3D regmap_write(ctx->regmap, 0xd01b, 0x00); + ret |=3D regmap_write(ctx->regmap, 0xd01c, 0x40); + } + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_pcr_reset_seq, + ARRAY_SIZE(lt9211c_pcr_reset_seq)); + if (ret) + return ret; + + /* PCR stability test takes seconds. */ + ret =3D regmap_read_poll_timeout(ctx->regmap, 0xd087, pval, + ((pval & 0x18) =3D=3D 0x18), 20000, 3000000); + if (ret) + dev_err(ctx->dev, "PCR unstable, ret=3D%i\n", ret); + + ret =3D regmap_write(ctx->regmap, 0x8180, 0x51); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x00); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x01); + if (ret) + return ret; + + ret =3D regmap_read_poll_timeout(ctx->regmap, 0x8640, pval, + ((pval & 0x01) =3D=3D 0x01), 50000, 250000); + if (ret) + dev_err(ctx->dev, "Video check not stable, ret=3D%i\n", ret); + + return ret; +} + +static int lt9211c_configure_tx(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + const struct reg_sequence lt9211c_tx_phy_off_seq[] =3D { + { 0x8236, 0x00 }, + { 0x8237, 0x00 }, + { 0x8108, 0x6f }, + { 0x8103, 0xbf }, + }; + + const struct reg_sequence lt9211c_tx_phy_seq[] =3D { + { 0x8236, 0x03 }, { 0x8237, 0x44 }, { 0x8238, 0x14 }, + { 0x8239, 0x31 }, { 0x823a, 0xc8 }, { 0x823b, 0x00 }, + { 0x823c, 0x0f }, { 0x8246, 0x40 }, { 0x8247, 0x40 }, + { 0x8248, 0x40 }, { 0x8249, 0x40 }, { 0x824a, 0x40 }, + { 0x824b, 0x40 }, { 0x824c, 0x40 }, { 0x824d, 0x40 }, + { 0x824e, 0x40 }, { 0x824f, 0x40 }, { 0x8250, 0x40 }, + { 0x8251, 0x40 }, + }; + + const struct reg_sequence lt9211c_tx_mltx_reset[] =3D { + { 0x8103, 0xbf }, + { 0x8103, 0xff }, + }; + + const struct reg_sequence lt9211c_tx_dig_seq[] =3D { + { 0x854a, 0x01 }, + { 0x854b, 0x00 }, + { 0x854c, 0x10 }, + { 0x854d, 0x20 }, + { 0x854e, 0x50 }, + { 0x854f, 0x30 }, + { 0x8550, 0x46 }, + { 0x8551, 0x10 }, + { 0x8552, 0x20 }, + { 0x8553, 0x50 }, + { 0x8554, 0x30 }, + { 0x8555, 0x00 }, + { 0x8556, 0x20 }, + + { 0x8568, 0x00 }, + { 0x856e, 0x10 | (ctx->de ? BIT(6) : 0) }, + { 0x856f, 0x81 | (ctx->jeida ? BIT(6) : 0) | + (ctx->lvds_dual_link ? BIT(4) : 0) | + (ctx->bpp24 ? BIT(2) : 0) }, + }; + + const struct reg_sequence lt9211c_tx_ssc_seq[] =3D { + { 0x8234, 0x00 }, { 0x856e, 0x10 }, { 0x8181, 0x15 }, + { 0x871e, 0x00 }, { 0x8717, 0x02 }, { 0x8718, 0x04 }, + { 0x8719, 0xd4 }, { 0x871A, 0x00 }, { 0x871B, 0x12 }, + { 0x871C, 0x00 }, { 0x871D, 0x24 }, { 0x871F, 0x1c }, + { 0x8720, 0x00 }, { 0x8721, 0x00 }, { 0x871e, 0x02 }, + }; + + const struct reg_sequence lt9211c_tx_pll_reset_seq[] =3D { + { 0x810c, 0xfe, 2000 }, + { 0x810c, 0xff, 0 }, + }; + + const struct reg_sequence lt9211c_tx_sw_reset_seq[] =3D { + { 0x8108, 0x6f, 2000 }, + { 0x8108, 0x7f, 0 }, + }; + + unsigned int pval; + int ret; + u32 phy_clk; + u8 pixclk_div; + u8 pre_div; + u8 div_set; + u8 sericlk_div; + u8 val; + + dev_info(ctx->dev, + "dual_link=3D%d,even_odd_swap=3D%d,bpp24=3D%d,jeida=3D%d,de=3D%d\n", + ctx->lvds_dual_link, ctx->lvds_dual_link_even_odd_swap, + ctx->bpp24, ctx->jeida, ctx->de); + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_phy_off_seq, + ARRAY_SIZE(lt9211c_tx_phy_off_seq)); + if (ret) + return ret; + + ret =3D regmap_read(ctx->regmap, 0x8530, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8530, ((pval & 0x3f) | 0x40)); + if (ret) + return ret; + + /* [7]0:txpll normal work; txpll ref clk sel pix clk */ + ret =3D regmap_write(ctx->regmap, 0x8230, 0x00); + if (ret) + return ret; + + if (ctx->lvds_dual_link) + phy_clk =3D (u32)(mode->clock * 7 / 2); + else + phy_clk =3D (u32)(mode->clock * 7); + + /* 0x8231: prediv sel */ + if (mode->clock < 20000) { + val =3D 0x28; + pre_div =3D 1; + } else if (mode->clock < 40000) { + val =3D 0x28; + pre_div =3D 1; + } else if (mode->clock < 80000) { + val =3D 0x29; + pre_div =3D 2; + } else if (mode->clock < 160000) { + val =3D 0x2a; + pre_div =3D 4; + } else if (mode->clock < 320000) { + val =3D 0x2b; + pre_div =3D 8; + } else { + val =3D 0x2f; + pre_div =3D 16; + } + ret =3D regmap_write(ctx->regmap, 0x8231, val); + if (ret < 0) + return ret; + + /* 0x8232: serickdiv sel */ + if (phy_clk < 80000) { + val =3D 0x32; + sericlk_div =3D 16; + } else if (phy_clk < 160000) { + val =3D 0x22; + sericlk_div =3D 8; + } else if (phy_clk < 320000) { + val =3D 0x12; + sericlk_div =3D 4; + } else if (phy_clk < 640000) { + val =3D 0x02; + sericlk_div =3D 2; + } else { + val =3D 0x42; + sericlk_div =3D 1; + } + ret =3D regmap_write(ctx->regmap, 0x8232, val); + if (ret < 0) + return ret; + + /* 0x8233: pix_mux sel & pix_div sel + * To avoid floating point operations, The pixclk_div is enlarged by 10 t= imes + */ + if (mode->clock > 150000) { + val =3D 0x04; + pixclk_div =3D 35; + } else { + pixclk_div =3D + (u8)((phy_clk * sericlk_div * 10) / (mode->clock * 7)); + if (pixclk_div <=3D 10) + val =3D 0x00; + else if (pixclk_div <=3D 20) + val =3D 0x01; + else if (pixclk_div <=3D 40) + val =3D 0x02; + else + val =3D 0x03; + } + ret =3D regmap_write(ctx->regmap, 0x8233, val); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8234, 0x01); + if (ret < 0) + return ret; + + /* 0x8235: div set */ + div_set =3D (u8)(phy_clk * sericlk_div / mode->clock / pre_div); + ret =3D regmap_write(ctx->regmap, 0x8235, div_set); + if (ret < 0) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_ssc_seq, + ARRAY_SIZE(lt9211c_tx_ssc_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_pll_reset_seq, + ARRAY_SIZE(lt9211c_tx_pll_reset_seq)); + if (ret) + return ret; + + ret =3D regmap_read_poll_timeout(ctx->regmap, 0x8739, pval, pval & 0x04, + 10000, 1000000); + if (ret) { + dev_err(ctx->dev, "TX PLL unstable, ret=3D%i\n", ret); + return ret; + } + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_phy_seq, + ARRAY_SIZE(lt9211c_tx_phy_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_mltx_reset, + ARRAY_SIZE(lt9211c_tx_mltx_reset)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_dig_seq, + ARRAY_SIZE(lt9211c_tx_dig_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_sw_reset_seq, + ARRAY_SIZE(lt9211c_tx_sw_reset_seq)); + if (ret) + return ret; + + return 0; +} + +static void lt9211_delayed_work_func(struct work_struct *work) +{ + struct delayed_work *dw =3D to_delayed_work(work); + struct lt9211 *ctx =3D container_of(dw, struct lt9211, lt9211_dw); + int ret; + const struct drm_display_mode *mode =3D &ctx->mode; + + /* For LT9211C */ + if (ctx->chip_type =3D=3D LT9211C) { + ret =3D lt9211c_configure_rx(ctx); + if (ret) + return; + ret =3D lt9211c_autodetect_rx(ctx, mode); + if (ret) + return; + ret =3D lt9211c_configure_timing(ctx, mode); + if (ret) + return; + ret =3D lt9211c_configure_plls(ctx, mode); + if (ret) + return; + ret =3D lt9211c_configure_tx(ctx, mode); + if (ret) + return; + } else { + dev_err(ctx->dev, "LT9211: Delayed work called for non-LT9211C chip\n"); + } +} + +static struct i2c_device_id lt9211_id[] =3D { { "lontium,lt9211" }, + { "lontium,lt9211c" }, {}, }; MODULE_DEVICE_TABLE(i2c, lt9211_id); =20 static const struct of_device_id lt9211_match_table[] =3D { { .compatible =3D "lontium,lt9211" }, + { .compatible =3D "lontium,lt9211c" }, {}, }; MODULE_DEVICE_TABLE(of, lt9211_match_table); --=20 2.34.1