From nobody Tue Feb 10 12:14:16 2026 Received: from mail-pf1-f178.google.com (mail-pf1-f178.google.com [209.85.210.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 212AC357A51 for ; Tue, 23 Dec 2025 20:21:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521298; cv=none; b=CGe6B0w6PV+xfN43CIQpnWS7Mtuv6NIuXIP28d9baPtYKDQWUUpFTj2bKJq/BgKJHDrmx2GB7n/zHeB6GSgQti5tgItQK20vfQL9lkK9NzPaLwwuCQ4b5hqdE2jXNyS4LbZZZzax2CdF1FB41wjRxLIKzWbKKDf39NhNS6/ragM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521298; c=relaxed/simple; bh=zNw09kOsPbEJayoOghWFNDJf8HFgX3f+gFhYXhvRe7k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Lg2FxjHQwFb/GmCb8xEMAJnWJs91zKLPm9FaJ4X/lk3TSGtVMF1cf7BdkcEdeUyX6ZYZvwcZj9bOQL2Eb8Pp6RGKJlSfvc5tNijhauGDfzhUE/uCryMTYt5Z8O2sevleAyJ1T+0TArCEaqpeTIV2kI7Lx8IT5Mpa6k9SEOu1LRY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=JF9OwLoN; arc=none smtp.client-ip=209.85.210.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="JF9OwLoN" Received: by mail-pf1-f178.google.com with SMTP id d2e1a72fcca58-7f89d0b37f0so3191472b3a.0 for ; Tue, 23 Dec 2025 12:21:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521295; x=1767126095; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=b/34UGaq9v643aeXJRAvLRyUNbZhdcO0qFb5NQcEAoQ=; b=JF9OwLoNgZj39UBuVYkBW1vr8oqebpA8m+UMOLa6e+j5vQmMpMbQxVrv+m2RO4NyA6 M2vgQrq57Hz9vhzM+FsLY3J4Op78QU48XgH6ScMvNvgwd7vaMfaaF8WCK6KzkHjpjxlL 5wVqzVlGKfoGIJ8NV4Y5FTbJqbsRa3eVZNb7IxFzAeQuMn1IeWar70I7Mi4G53uqr7k2 J/O8J7o1QzN8wse844NI9zMhJUAbaplKNIS8vTHTWL/0CEXaMkq2gyRcEAjxGtjR9cG3 Kmpauff9/e7t1odIodG69tV15yr9Cl7d2Kyxyk3+kw46ari1PBHssYoLCfEBG5G2sS3P 2zVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521295; x=1767126095; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=b/34UGaq9v643aeXJRAvLRyUNbZhdcO0qFb5NQcEAoQ=; b=SZy0sJ1hzGuGRs9HEQkhlF58njX/uKFdYmdgJ8qR+ZAmn5IxAb0aomsHMH7zvoQwIA IuvwVTiSSXKfMTezthc+jaC7SMYWy6zHt7PHUsIdeJH8rWjmZLJ6Uy/isS4Lyk6QqzPN QVfBoUb/Mw1EFROFZM+WrrGz62fLPt1O5UdWnuG8PhZHkCKPAWRo0IMQF03Tx9vE+Pdb Auy64jRrqnpMSPXUg8cD5zszAW5e934iQNU4QCq4QUGZ8DjcZ64ov1zKh7Cs6cB1KjL/ iX21TgKReYLVHXrbZ/iUEmPgezPeXNj0nLKhijty1Km5tvdujgjK/1k0sNFCC0ipKjCL JKXQ== X-Forwarded-Encrypted: i=1; AJvYcCXGqreUj82zTD+WLsUZ4JIFV0QFuiDrTKFQOlC0m7UThU6c5pIBNoapBhM5EDoK7UeavURpRYt3S8evDQE=@vger.kernel.org X-Gm-Message-State: AOJu0Yw8nrhMWBM5+qx/G+BfUm6rFErIL/EpylzDYpn82ZHhQe+/j1Xh 6vcezFogkCWtiBpk+IGrvFkCjZRR1JPHBgbYIdDZbnVqjaXufSOLgwY1TrnV/uSNfos= X-Gm-Gg: AY/fxX4ro+jF76lXpeRczVcWuE8BhEnsSOT9oV0ElWXXrmyFn9eJ1KWUQI7I2uUrhTv Prf9tIOIOr9HCiPYYw/ZMy9Cq73iNX4pa/vqgYNLu0rC2pKXSbZThpdnapNZCCP/BruVRobCuGx GuJnGXHd0uZpJ2sDyGyOgJpA0RkintaTaY7V/lzqBxGFbIUU1JKuW5MpVSgXpWO63PS0Kln7h1+ 6Dwt+03HLdot6jKH+jUfhZafSrj6/aGB+xFVdwMyprbZWpOqchJhsXvzga+7XEtDYY+/DUwuytG GS68j7JTnOX+aBsI8LCaeiNoMKQt2tkrPoa6fHKojKgq5rICoLr/UVBQ/3SJymBPr3DqYAdYeiD k6GoK/K2prt9ozWvVpRaQ2w2KHGMYzXoC+wC/a92768uz0tkkZ2BHtqyGQB8Hqd3QchQYG2Bbpt pOhlAEV84r1rHy4NkvIdBCgtEzfJ986+IBNAYf46O0qZpeuu+f9/kyqkFp0VkfB7hZ/hNEgSNBI Nr14IlZ X-Google-Smtp-Source: AGHT+IHY0m09nca4Q/lHbIjIbuLUY5r6HHs1AvytLbt9got8IPd3a372zufvhk6XltMBE/aPL3R0mA== X-Received: by 2002:a05:6a20:939e:b0:35d:3533:3dd2 with SMTP id adf61e73a8af0-3769a4552ebmr15017436637.0.1766521295318; Tue, 23 Dec 2025 12:21:35 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.21.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:21:34 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v3 13/15] arm64: dts: microchip: add LAN969x support Date: Tue, 23 Dec 2025 21:16:24 +0100 Message-ID: <20251223201921.1332786-14-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for Microchip LAN969x switch SoC series by adding the SoC DTSI. Signed-off-by: Robert Marko --- Changes in v2: * Rename to lan9691 * Split SoC DTSI and evaluation board commits * Use SoC specific compatibles for devices * Alphanumerically sort remaining nodes * Apply DTS coding style arch/arm64/boot/dts/microchip/lan9691.dtsi | 487 +++++++++++++++++++++ 1 file changed, 487 insertions(+) create mode 100644 arch/arm64/boot/dts/microchip/lan9691.dtsi diff --git a/arch/arm64/boot/dts/microchip/lan9691.dtsi b/arch/arm64/boot/d= ts/microchip/lan9691.dtsi new file mode 100644 index 000000000000..afe8c59ee79d --- /dev/null +++ b/arch/arm64/boot/dts/microchip/lan9691.dtsi @@ -0,0 +1,487 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) +/* + * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries. + */ + +#include +#include +#include +#include +#include + +/ { + #address-cells =3D <1>; + #size-cells =3D <1>; + + model =3D "Microchip LAN969x"; + compatible =3D "microchip,lan9691"; + interrupt-parent =3D <&gic>; + + clocks { + fx100_clk: fx100-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <320000000>; + }; + + cpu_clk: cpu-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <1000000000>; + }; + + ddr_clk: ddr-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <600000000>; + }; + + fabric_clk: fabric-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <250000000>; + }; + }; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a53"; + device_type =3D "cpu"; + reg =3D <0x0 0x0>; + next-level-cache =3D <&l2_0>; + }; + + l2_0: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + }; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + pmu { + compatible =3D "arm,cortex-a53-pmu"; + interrupts =3D ; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , /* Secure Phys IRQ */ + , /* Non-secure Phys IRQ */ + , /* Virt IRQ */ + ; /* Hyp IRQ */ + }; + + axi: axi { + compatible =3D "simple-bus"; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + usb: usb@300000 { + compatible =3D "microchip,lan9691-dwc3", "snps,dwc3"; + reg =3D <0x300000 0x80000>; + interrupts =3D ; + clocks =3D <&clks GCK_GATE_USB_DRD>, + <&clks GCK_ID_USB_REFCLK>; + clock-names =3D "bus_early", "ref"; + assigned-clocks =3D <&clks GCK_ID_USB_REFCLK>; + assigned-clock-rates =3D <60000000>; + maximum-speed =3D "high-speed"; + dr_mode =3D "host"; + status =3D "disabled"; + }; + + flx0: flexcom@e0040000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0040000 0x100>; + ranges =3D <0x0 0xe0040000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart0: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi0: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c0: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + flx1: flexcom@e0044000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0044000 0x100>; + ranges =3D <0x0 0xe0044000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM1>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart1: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi1: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c1: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + trng: rng@e0048000 { + compatible =3D "microchip,lan9691-trng", "atmel,at91sam9g45-trng"; + reg =3D <0xe0048000 0x100>; + clocks =3D <&fabric_clk>; + status =3D "disabled"; + }; + + aes: crypto@e004c000 { + compatible =3D "microchip,lan9691-aes", "atmel,at91sam9g46-aes"; + reg =3D <0xe004c000 0x100>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(12)>, + <&dma AT91_XDMAC_DT_PERID(13)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "aes_clk"; + status =3D "disabled"; + }; + + flx2: flexcom@e0060000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0060000 0x100>; + ranges =3D <0x0 0xe0060000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM2>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart2: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi2: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c2: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + flx3: flexcom@e0064000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0064000 0x100>; + ranges =3D <0x0 0xe0064000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM3>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart3: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi3: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c3: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + dma: dma-controller@e0068000 { + compatible =3D "microchip,lan9691-dma", "microchip,sama7g5-dma"; + reg =3D <0xe0068000 0x1000>; + interrupts =3D ; + dma-channels =3D <16>; + #dma-cells =3D <1>; + clocks =3D <&fabric_clk>; + clock-names =3D "dma_clk"; + }; + + sha: crypto@e006c000 { + compatible =3D "microchip,lan9691-sha", "atmel,at91sam9g46-sha"; + reg =3D <0xe006c000 0xec>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(14)>; + dma-names =3D "tx"; + clocks =3D <&fabric_clk>; + clock-names =3D "sha_clk"; + status =3D "disabled"; + }; + + timer: timer@e008c000 { + compatible =3D "snps,dw-apb-timer"; + reg =3D <0xe008c000 0x400>; + clocks =3D <&fabric_clk>; + clock-names =3D "timer"; + interrupts =3D ; + status =3D "disabled"; + }; + + watchdog: watchdog@e0090000 { + compatible =3D "snps,dw-wdt"; + reg =3D <0xe0090000 0x1000>; + interrupts =3D ; + clocks =3D <&fabric_clk>; + }; + + cpu_ctrl: syscon@e00c0000 { + compatible =3D "microchip,lan966x-cpu-syscon", "syscon"; + reg =3D <0xe00c0000 0x350>; + }; + + switch: switch@e00c0000 { + compatible =3D "microchip,lan9691-switch"; + reg =3D <0xe00c0000 0x0010000>, + <0xe2010000 0x1410000>; + reg-names =3D "cpu", "devices"; + interrupt-names =3D "xtr", "fdma", "ptp"; + interrupts =3D , + , + ; + resets =3D <&reset 0>; + reset-names =3D "switch"; + status =3D "disabled"; + }; + + clks: clock-controller@e00c00b4 { + compatible =3D "microchip,lan9691-gck"; + reg =3D <0xe00c00b4 0x30>, <0xe00c0308 0x4>; + #clock-cells =3D <1>; + clocks =3D <&cpu_clk>, <&ddr_clk>, <&fx100_clk>; + clock-names =3D "cpu", "ddr", "sys"; + }; + + reset: reset-controller@e201000c { + compatible =3D "microchip,lan9691-switch-reset", + "microchip,lan966x-switch-reset"; + reg =3D <0xe201000c 0x4>; + reg-names =3D "gcb"; + #reset-cells =3D <1>; + cpu-syscon =3D <&cpu_ctrl>; + }; + + gpio: pinctrl@e20100d4 { + compatible =3D "microchip,lan9691-pinctrl"; + reg =3D <0xe20100d4 0xd4>, + <0xe2010370 0xa8>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&gpio 0 0 66>; + interrupt-controller; + interrupts =3D ; + #interrupt-cells =3D <2>; + }; + + mdio0: mdio@e20101a8 { + compatible =3D "microchip,lan9691-miim", "mscc,ocelot-miim"; + reg =3D <0xe20101a8 0x24>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&fx100_clk>; + status =3D "disabled"; + }; + + mdio1: mdio@e20101cc { + compatible =3D "microchip,lan9691-miim", "mscc,ocelot-miim"; + reg =3D <0xe20101cc 0x24>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&fx100_clk>; + status =3D "disabled"; + }; + + sgpio: gpio@e2010230 { + compatible =3D "microchip,lan9691-sgpio", "microchip,sparx5-sgpio"; + reg =3D <0xe2010230 0x118>; + clocks =3D <&fx100_clk>; + resets =3D <&reset 0>; + reset-names =3D "switch"; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + + sgpio_in: gpio@0 { + compatible =3D "microchip,lan9691-sgpio-bank", + "microchip,sparx5-sgpio-bank"; + reg =3D <0>; + gpio-controller; + #gpio-cells =3D <3>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <3>; + }; + + sgpio_out: gpio@1 { + compatible =3D "microchip,lan9691-sgpio-bank", + "microchip,sparx5-sgpio-bank"; + reg =3D <1>; + gpio-controller; + #gpio-cells =3D <3>; + }; + }; + + tmon: hwmon@e2020100 { + compatible =3D "microchip,lan9691-temp", "microchip,sparx5-temp"; + reg =3D <0xe2020100 0xc>; + clocks =3D <&fx100_clk>; + #thermal-sensor-cells =3D <0>; + }; + + serdes: serdes@e3410000 { + compatible =3D "microchip,lan9691-serdes"; + reg =3D <0xe3410000 0x150000>; + #phy-cells =3D <1>; + clocks =3D <&fabric_clk>; + }; + + gic: interrupt-controller@e8c11000 { + compatible =3D "arm,gic-400"; + reg =3D <0xe8c11000 0x1000>, /* Distributor GICD_ */ + <0xe8c12000 0x2000>, /* CPU interface GICC_ */ + <0xe8c14000 0x2000>, /* Virt interface control */ + <0xe8c16000 0x2000>; /* Virt CPU interface */ + #interrupt-cells =3D <3>; + interrupt-controller; + interrupts =3D ; + }; + }; +}; --=20 2.52.0