From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f173.google.com (mail-pf1-f173.google.com [209.85.210.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA67834A784 for ; Tue, 23 Dec 2025 20:19:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521191; cv=none; b=sgDXa9mQzU/5CeF2uC4vn1UtLZnCF6lVZgvx9a4TXUVbjfRKE1gvigJG27RR4jC3DjyglAhMrxSkqZYhErqVz8/O4fpzW/Rd/F+krla4009V9tnnwghTonpdhLHDD4VIhgT/VmEn55w1G6sjUvENsS2Hkw2dJao6uWtrBaaWi8c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521191; c=relaxed/simple; bh=k/Yd1BmFzU0e9UFcJv9URIkTbmDEVBM0hOo+JTGIPAg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VYMV6+GYXngiJz6nVXdxQNIrQic0w8ZxZoxTzwV6DZQ7NsEHkexuU8F2GyfRsNOKj8N/aSgTBFwGCFCIsNFRNSmFsYWn717wtzbWfMyXuVHBY62meSfL/VF1P9ew/mvLknUbQHYNYMXBwez3hCirHHXoy2EveID37Bgof5hT4BM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=HUqO414M; arc=none smtp.client-ip=209.85.210.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="HUqO414M" Received: by mail-pf1-f173.google.com with SMTP id d2e1a72fcca58-7b9215e55e6so3443014b3a.2 for ; Tue, 23 Dec 2025 12:19:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521188; x=1767125988; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=cnKll+Mu3yr6wHuUg3E47hI29XfbMlTNI5VvcSPHEnI=; b=HUqO414MlgCB7zdxZlWKiA66FDKd7L0u1wR8AN9ttDrPg9lwMIj47NTBgAoPJEAAGa cY1T3OZEINElj1MhmU2gxplQO8bFLFVDU6XbeVOYavY58iOVkKZf1U1X6nA8d7ohZJjP qOZOYs8Gk6SKZjC85XLNMOWKy14Ax1T0wBXDOvD/yRP6sJE5+mHIVqXh049rbUOT7k9A TGrkqHVnIbg3geGjYDRD4LUaxT8ULeHfCeq28+wx1lfol7YmRNs5cTPUjVgyqHHlP9rO NNbWDDETwJXC3GEsUN1k+/pZLLqOQBCukXd3Z9lwPHHtk+UefNn1nqfNCX5qRs9AshBw g3fg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521188; x=1767125988; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=cnKll+Mu3yr6wHuUg3E47hI29XfbMlTNI5VvcSPHEnI=; b=v7LoGo1rvjr8kmgryIRZHmMf9ZrDAMbus3lnIgE3FzC3zTmfjB1vOxVDHImnhEERwZ ML6cmX0n7aBzZUk9eAsGLC1Yn/zIqBFa0DZn5UKDV3J2HffE8oN2Im0InGtJNi6O4Omf J5cfWE2I0dmDJw3f0bKkVg30q86pQ95W/CkDEhSXWwtsfpe9PtigM1FA+VytszCqvg0z Q1KLiRUsZ6gdqTAu8iksU/dxsRdyT9USjXaFZOu15OLZ/CscNYnsiGwUI0KD5H4LTBl7 PHjGjis5N4jGBaaTNUpOwxuFyjYtPzM8bILjCc7X9wIhRsHbC3O9hrr/Z3flxFLVfHxC yiKQ== X-Forwarded-Encrypted: i=1; AJvYcCXItnADsx9xWwbHb2v6gcbTWJQlG3NlgbbZCqI7WaDbCiewVViOPcspilxphr6FJEZRm87rz+/ORldm1nU=@vger.kernel.org X-Gm-Message-State: AOJu0Yyyr5somzIcD9mtLEvT6r528JhwF2ULUuV/PIZj/LrmXacUK3vt PeB4vLZmI/ZLL7UbLxyrI8tCY4rc4xeT6zbD2E93u/nlcCeujUSgLKDkA/T6LFt2GOo= X-Gm-Gg: AY/fxX49nHNs5RMQiZtOVzUf5B6n7IWbBuZNqNQ8joTFoqnDANyXjeuXjK6pF0bucKE QwWHl+kl5EB9ofWmcUgJ7PQ/iSr0yRmBI3jH4+L4grOHJTTDOeohJtX8jBpTj32MLZfjv0OgwLC QuusNh1+1p7SHsq5o8N27ZBzVuxCDzLqhgzxjKaYlo9RmY0WW1GJNdBmrlLqT3F6pEXnLg/mGqR rFKynAP3GIi+5j4yKEvuoccs2C+HtuhYIjv6rUjEAvZU5z5OM3EKGWKHL9tXYZDokJvWn9fuuPx w1sPOSpbemj6ArOHacQLNi1G6V1MHvjnzgwGTefz9XQSTFpxh3h3C8FgUA76CO/08wXKLEGC67E AzBFartIn9zMLX4s7Pg3dt6oqXPHPPa1QKHDtDr8fC1iVSzSK/5wTTJbbC2sm0oOSnUiyT5eDHU m7fvOH86cYh7/o+13OvIMFQbDKdrKEWBXvvzxQ+LBK6SIarsJtIraL5z41Z6s4ieVXsWO4s9jkZ uf7mCqw X-Google-Smtp-Source: AGHT+IE+Anjl+JtTMJZqrlQreb+g+wMpx+gUdAmyeFe7d/HK4xJHxIHW6brkXbwTDShJoU/zn1Vu9Q== X-Received: by 2002:a05:6a20:939f:b0:366:1fea:9b54 with SMTP id adf61e73a8af0-376a96b9a4fmr12941961637.39.1766521187944; Tue, 23 Dec 2025 12:19:47 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.19.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:19:47 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v3 01/15] include: dt-bindings: add LAN969x clock bindings Date: Tue, 23 Dec 2025 21:16:12 +0100 Message-ID: <20251223201921.1332786-2-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the required LAN969x clock bindings. Signed-off-by: Robert Marko --- Changes in v2: * Rename file to microchip,lan9691.h include/dt-bindings/clock/microchip,lan9691.h | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) create mode 100644 include/dt-bindings/clock/microchip,lan9691.h diff --git a/include/dt-bindings/clock/microchip,lan9691.h b/include/dt-bin= dings/clock/microchip,lan9691.h new file mode 100644 index 000000000000..260370c2b238 --- /dev/null +++ b/include/dt-bindings/clock/microchip,lan9691.h @@ -0,0 +1,24 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ + +#ifndef _DT_BINDINGS_CLK_LAN9691_H +#define _DT_BINDINGS_CLK_LAN9691_H + +#define GCK_ID_QSPI0 0 +#define GCK_ID_QSPI2 1 +#define GCK_ID_SDMMC0 2 +#define GCK_ID_SDMMC1 3 +#define GCK_ID_MCAN0 4 +#define GCK_ID_MCAN1 5 +#define GCK_ID_FLEXCOM0 6 +#define GCK_ID_FLEXCOM1 7 +#define GCK_ID_FLEXCOM2 8 +#define GCK_ID_FLEXCOM3 9 +#define GCK_ID_TIMER 10 +#define GCK_ID_USB_REFCLK 11 + +/* Gate clocks */ +#define GCK_GATE_USB_DRD 12 +#define GCK_GATE_MCRAMC 13 +#define GCK_GATE_HMATRIX 14 + +#endif --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f194.google.com (mail-pf1-f194.google.com [209.85.210.194]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CB8A734D38F for ; Tue, 23 Dec 2025 20:19:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.194 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521200; cv=none; b=dWU7oIqOm08/1Sw7XtskCiZWq0vpAtXpY88HM+turBwS0Mv4VJLUhVqDMGN8QipUiHGq9Eap1Qdi5LIW8t+DfsWxhUDaywJeqARwhY6qBx7RUTRi2qMxG2jIkWgzxDDi1wl2ALaYgYJZziTSNvzX+n07Q7qDSm9R8IZw0hwROxw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521200; c=relaxed/simple; bh=YtDrhz214maGpV2hZoz5P9MBOOxn5+fyXOlqcl1OMZc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=l3XyGnlxTEJIminAD3YaQthe0ulXGPCKuV206kMxHFlSGU8+Aq9bSFo5Wq7rklg8PNmPwoSMnZsredMH2/s04Vyapyjr8lb1jajN08DoFdHeBiM4Ici9qOjueh/gGR04t+cJghLB6jxyALSjBSApslm7XZUXogFAO32dDiJPMGw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=Itpb3JsL; arc=none smtp.client-ip=209.85.210.194 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="Itpb3JsL" Received: by mail-pf1-f194.google.com with SMTP id d2e1a72fcca58-7bb710d1d1dso7426757b3a.1 for ; Tue, 23 Dec 2025 12:19:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521197; x=1767125997; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XOr56XFFvJYItbaYZCF01MB/OVR35Ya4WEl16UdXyiE=; b=Itpb3JsLEKrwXU7kw7Dt/7ASbLZ2yWR8oobjE6bPXQIqq9EhR3K46S+Jd9qgF1iZnX M8MwRyf7+/VloXbvxwQdqI/eTwDvLyUFkuhyP1+8Uu+pTqt5agyp0hSqQeQtPdYuI4+J vGk8rhBDC3rmSjddEsJWEWWyid1FwzSewDHgjFkbyKylAjrPWXyXBQtNzpMyvaQVctIK 4EnhuaoBNXK5F3hqvYKe/Uz9NXdVSywebgvzt7pzux4Q16SG9pLQEzcwKX825//VAgJQ tV+Ox13CxdCy3hhSw0eAyPUj1VKUsud3aHOI6GeAhdmnvfcg0/24TS0s9NLGlRfGB7Gc /d0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521197; x=1767125997; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XOr56XFFvJYItbaYZCF01MB/OVR35Ya4WEl16UdXyiE=; b=TO2KAg3LbCOkwNbQlN9Eld6H5t1xkDGdVMC5/Zdv3CeLWNL9FVAOblFqmWP9HdebRs oUOTUMqdO1GDHZHDNKwYBn6189yL4hqfGCh6yPYFTLDW9kOBLrIzjBwckfdyuys2Pj1I QGNn9oPtsFltRVFftQMjq41HRrh1o3UwCc2kXMIRFZkkqgLO0fG/0/pGbNmWOyf5jPYF UpKjhdbjAm4KrAKE/xsRkbdizlqAtT7Rxqak5A+auBTZgpm5r1t4uNVMMm7ZkK23Pj/4 SLkm/aWsI9Zj7KAbezHXhDkjREwKImDvUqiG0mpbTME8ef5+H6+Njv6GV0gyzodNz6bI SROg== X-Forwarded-Encrypted: i=1; AJvYcCVAGDeLrtfcWSa/OH1aSM1Qb1Yj0OBhXMd2sVkMv63S/3/Yg0ISzf//Y2jTktPqjIu/4WWS1btKzvoUGF0=@vger.kernel.org X-Gm-Message-State: AOJu0Yy/QXs8t0EfcuYd1x4nQlXyBP9p6hMvDmrWhFpG80mfk98MnUhn u/OzSh1Zwx21lhZCNORdaL4pYKkSBGzQYAVhN5xEoE2GVzrdIye3/uDpuYPrBYbXSxE= X-Gm-Gg: AY/fxX5XnL33ag0qG7B8Re4Yxh1FZPegBZzNOjAvI6r8aQef/68aIkNPLyhqIhPTa0G jLAhjxuDGsmu+ELesdFM+x42ApVY02UtLSFLwF/EwKVj79e0IPkvzoGRc+B895bnwqn7r5DcS1i ZQK/zEuLdn3Pm6ByPNRLYWcH6jLkDeIUnKwzP4B8bxdMa3Yqu2oW4NvGw947kFGeUjv81ZLUaQ+ P4QpJH7il6fx6PPUmV7olstQNwesP0vYngipRxEkDV1RaPYR23nwywsYbCXN16oPmt8vuH45iC4 WuEZGHsWEVpXxFmp7d1meQk4/04iktx2SWYG2vvxO4K9Vzc/yU/PbDbkInLcnRLbr3RlR5bAANJ PgEWtUOHjzGshF3sB8me1kMwtHSg/Whl8Lu+OGYKSfFLubdDm+IGlYL/xfrPfUArNthfJWE+9gR ENEr8sPOM12LG0cC9QtEdktFYSmTD7f8t3l2i9ZIWZtVuz1YtJoOySRvoeZgDj8nvv6DA24Bh1X weSjRVV X-Google-Smtp-Source: AGHT+IEPFyQyinZIGZrAoM6IvYr08l7wEvqvRLZX8wkQv3+jdTfbwpmbaxqGPLI1nIRPqBYzainggQ== X-Received: by 2002:a05:6a20:430f:b0:350:8066:6ebd with SMTP id adf61e73a8af0-376a81dcc63mr16097918637.13.1766521196919; Tue, 23 Dec 2025 12:19:56 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.19.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:19:56 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v3 02/15] dt-bindings: usb: Add Microchip LAN969x support Date: Tue, 23 Dec 2025 21:16:13 +0100 Message-ID: <20251223201921.1332786-3-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Microchip LAN969x has DWC3 compatible controller, though limited to 2.0(HS) speed, so document it. Signed-off-by: Robert Marko --- Changes in v2: * Fix example indentation .../bindings/usb/microchip,lan9691-dwc3.yaml | 68 +++++++++++++++++++ 1 file changed, 68 insertions(+) create mode 100644 Documentation/devicetree/bindings/usb/microchip,lan9691= -dwc3.yaml diff --git a/Documentation/devicetree/bindings/usb/microchip,lan9691-dwc3.y= aml b/Documentation/devicetree/bindings/usb/microchip,lan9691-dwc3.yaml new file mode 100644 index 000000000000..6b49ef0a6bdd --- /dev/null +++ b/Documentation/devicetree/bindings/usb/microchip,lan9691-dwc3.yaml @@ -0,0 +1,68 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/microchip,lan9691-dwc3.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip LAN969x SuperSpeed DWC3 USB SoC controller + +maintainers: + - Robert Marko + +select: + properties: + compatible: + contains: + enum: + - microchip,lan9691-dwc3 + required: + - compatible + +properties: + compatible: + items: + - enum: + - microchip,lan9691-dwc3 + - const: snps,dwc3 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Gated USB DRD clock + - description: Controller reference clock + + clock-names: + items: + - const: bus_early + - const: ref + +unevaluatedProperties: false + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +allOf: + - $ref: snps,dwc3.yaml# + +examples: + - | + #include + #include + + usb@300000 { + compatible =3D "microchip,lan9691-dwc3", "snps,dwc3"; + reg =3D <0x300000 0x80000>; + interrupts =3D ; + clocks =3D <&clks GCK_GATE_USB_DRD>, + <&clks GCK_ID_USB_REFCLK>; + clock-names =3D "bus_early", "ref"; + }; --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com [209.85.210.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8051B34D4EF for ; Tue, 23 Dec 2025 20:20:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521208; cv=none; b=Vmku8j7EH0c2BSBHYEmVjccKeHZWEQnD6+Vj0dAdVlEZI1ydnNJhFOHaH7qTHJddOnmN0Kb1kQssQot9k9mcu4vmzk6RlXtDjzREuL4Yjgi0GraHCP0LWUaZrLWUAVzQQ8rcYBuDP/MWjX//6VJ/fqeAdepctGn3ytvd4LXgoYI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521208; c=relaxed/simple; bh=lnkhvIt3TrOEyzf6TQ1BG1hfakQAvNrAup7QLQoickg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=I3OfYmPQ6SzJubvn7BBCzztqGXycraSnN8Yb6ucp0HQFwyKlJNw0PK61tV0oh71UrHyfw/IDu1APeMS6Cq6NY7HYl7acC2uQHrwfqWeJUDRtlITWQ9XUGmql3TiYjFSmvA2kGiB/8Nn50tDBkz5WsDGOiO2OCozJ9byW2d6W8iA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=UajBDKTY; arc=none smtp.client-ip=209.85.210.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="UajBDKTY" Received: by mail-pf1-f169.google.com with SMTP id d2e1a72fcca58-7b9387df58cso8586522b3a.3 for ; Tue, 23 Dec 2025 12:20:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521206; x=1767126006; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=akmDQhsi4smXKOu+AQ0134jZY6Y2uyR0jebUNjrF2nI=; b=UajBDKTYlKcruvSkRnlFr8tjHgo7vqKYdeF6g6i2LgrtBlAxi/x6/j2FzFA7aa8IFJ zCbk+kIU9UJjaY8OIT95qG20Y9itoXB0IHgRnrBEMTEvoYeZOBFiUZ+FDnpmRXib51JM VlieXBhkKajYtWxLUzmgiSHsdXHz3zT/Iqy7FF7c8goVaCwQ7p9fsGuBegWYWqK+Jb8n 9jJK6EEPqAU5wS6uLrfhFlUXf2YYvHGfb6tTbrFyqsIqLuSPy6BdmhvfuxR/0v/GvHPn PnUCBlucC/3gAqVgR3ks06eKS/hQ6am0E1QuYjf8Chz+G9uMrPAlcGrBGz7oOlpk1iTI ZzLA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521206; x=1767126006; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=akmDQhsi4smXKOu+AQ0134jZY6Y2uyR0jebUNjrF2nI=; b=Jccfrd0K3GnT+zt/5PHQ66aZ/UUFc9oJxrvRsD7JFxZGDlAv9zZ31eWVRmxVNEPZ1Y Tv1yaRzdkwwaCImJ41g4HzVaS0Ekd4ukykRG09p4hRazkDlPDWxQQM3H5ykb0OT3O/i8 LTznvN+gbIz5Da7TIznw9AR9tpNMEt6GuKOVtTQVasZLgrWL7XLu0Wi7mq/VP/SGPdH4 cLc648ixuVBGAuzN+NIRteglRtvj+NBQzJMnFPh+USadQ09Zx5ZnKB/vUWCkh37uJRQS cUxs9G/Q6HG2QyA/Eilx0nheQutPL8Cl+l1LJHSCT/ybv4jRLLCNEjx18npQM7jIW/b+ S77Q== X-Forwarded-Encrypted: i=1; AJvYcCXfA96HhRjbutpWkW7tgSII16ifFr9fLDt8gxggGr6+h9CWzG09WLSXWe60NtWh2/9204Yz4dtqqOtz9FM=@vger.kernel.org X-Gm-Message-State: AOJu0YzWqshubj6vApvpNMgu6m02kEtK4wAyYrrfgNaDk2KM4es9HAJB Fx1Uo24/5TCoxbZKMG77QVFz0bZzb7xM4y4AXlOhfy4fedydz2gV6hUuTYDO0DYNDkk= X-Gm-Gg: AY/fxX5OfH0Wi4CnfsnKuFSfSfy2kNLIOXtXZE1FxI0urbA1m1L2r9utDHXrCAGajdk 9rYqR+OprzcAYiYvnx/vm52BACgxfDmrJ4XbYIL5DKgC3LDZqXXLtg3pY/vFMi69TvkJVhJ7leO k1cNNkMDevydZqXxqz+MrFox7Vv7SsDgcT6YhEtWk3ma6ozXwlpLTY9RENIJMIc3ymFxaLAdTBX vvBgGxujOqafHuhJ7z9y3TNF6qCLL/iL1LC9kaHPn3eH+Tr3FimHHY5ZD+rETrQ4BHXU7zGQYSL oC5n8+d46qyv7fPzShG+Cy7Y/jFzV0Kg4FN5eambgTKF+Ky5uuCTQ2ZN1/vxVBrX/dh1z6dC+bZ VpX3jwg2pEUOvbciqT4vM+CZzWAImOhnGDtfammSYp3TXiU4tH14N/xRi1+SckESTFpu/KkhUP4 DSvVLxN5O0b3QPSZTTTZ5Niy10DzU7aZOc6ziciybN7WZhlEm7ThF8rA9T21PJ+zyts2WZbleZ4 d0sFlhA X-Google-Smtp-Source: AGHT+IEAtWdhcWPCbENBvZFgr3c7IxJWeT0r5R2X+lgPN+f3cgKBnmk37uhjXoH7niVY6cpG/hJphA== X-Received: by 2002:a05:6a20:9146:b0:34e:959d:e144 with SMTP id adf61e73a8af0-376aabf97b6mr15698314637.54.1766521205797; Tue, 23 Dec 2025 12:20:05 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.19.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:20:05 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 03/15] dt-bindings: mfd: atmel,sama5d2-flexcom: add microchip,lan9691-flexcom Date: Tue, 23 Dec 2025 21:16:14 +0100 Message-ID: <20251223201921.1332786-4-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add binding documentation for Microchip LAN969x. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.ya= ml b/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml index c7d6cf96796c..5e5dec2f6564 100644 --- a/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml +++ b/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml @@ -20,6 +20,7 @@ properties: - const: atmel,sama5d2-flexcom - items: - enum: + - microchip,lan9691-flexcom - microchip,sam9x7-flexcom - microchip,sama7d65-flexcom - microchip,sama7g5-flexcom --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f179.google.com (mail-pf1-f179.google.com [209.85.210.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9C4CF219313 for ; Tue, 23 Dec 2025 20:20:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521219; cv=none; b=eC6prr4kirc5U2HNR/+bfC3oc8RgRnAcgNnZcabAZ4gEo/bGKMtbvGh87dzcK3+uu9k/HSJfymphDHjpXDDudugcwa/5RBgMXaSnYcKAbZZwyeSVgUvPrXVOHjedPVghGqrhv2oYFO0Xgk3xz/P5qmtsamvKQM/TvwoCyXDcsVk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521219; c=relaxed/simple; bh=GSmfufS+BjcFXAR7DhKTmRXgeyl65npdKjntCPPDfHY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eu843zYEoKRvyzwUEycZQHqIlzAqNsrot6oOr1KONfoS31351OxR/Nf/5+HERhGlS4ulbu5CYDKpNxOh6rn5mE+T7/2zu/ey0YhqE5O1yjpy6Tl/hkrKwglKZyZnUz5i/WDLBDr77MA0u1i15M9yeN8XCmZ4m4UGoLw+11dNHEM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=mknI3aHD; arc=none smtp.client-ip=209.85.210.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="mknI3aHD" Received: by mail-pf1-f179.google.com with SMTP id d2e1a72fcca58-7ade456b6abso4458415b3a.3 for ; Tue, 23 Dec 2025 12:20:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521215; x=1767126015; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=m2FSF4N3N2MYzlByPoECc2cAz8v8tXyMKGpnQtUm3aY=; b=mknI3aHDk/xx6E1DXCAkhUtT53KYTa8H/fy7ZqYi5lMAYZ2pnjDOEBbpIn+PxzsEih Wi8gHCcxw6toR6SqJxa0bt8CxPRFrw2FGeuOBXtyqNd/OiX8LDNzXflhB1fmTCJggOR+ YGkdiMbAf487Cc3/wOyoWB7V8JvpTpMJwDUOtBr7clyUt5ACpOC3y4DWtOmXN/0bgspv S+1LRRlkfT/LfRuRi8mvNfnDrTa7d0Rz3fVOwnNtuYqX9hOvYGnRNM8NwkprFzIiTiGt DCBGCog1PbUG/q40amKbvFtSJI3QV2PfA7L1Id37cDtu8ahGqYpYnBl3zRj+quKK05rp MSiw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521215; x=1767126015; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=m2FSF4N3N2MYzlByPoECc2cAz8v8tXyMKGpnQtUm3aY=; b=KwsoetV587vSQuLXiedo2d1tgX1OM9Uxqv275Nd46UrXANNeQeT73s+IpMXBmC+dJW G/x+dTwgSYZeHIpTasofHmtCqPdH1KlKHL8iLtQIb4rEnKx03ELL5gWeWGVjAuErzqx5 HkGydn4/ymHz6Ikuv8+AsPFSgbVwuzTPxfU4ohMzqade6VdC22c96QS0a12hcT75ZAiF B+7srg71UspMTJHErIsOB7JT4qk8PQY6BFwSNxSFtCc2vd8kw448L5jBC7qS4gOmBbJi xd3JpgFkqRsP1QHCmTqRg4oOYmBCfdFOG6wcaRgGzIL5EL6jYEvNoBlHiv37/t0Kku+F ZjFg== X-Forwarded-Encrypted: i=1; AJvYcCXjEzCPw4lbSjUvmr4jBgLLW3JV8Jnc8usq3wOT8206Qoaxfia9dRGuMS9urYywAVlPHtaFeEe8S4JXOHs=@vger.kernel.org X-Gm-Message-State: AOJu0YyxXRZlzUA+N4hk/b6Z7oQLiH1ReUE7bAZ3zUoomHchKx0yL9TX qD+5o0pqWGEbWu4rAOEZ2PVS45OgLsgJu8M0wDIJwWMHfR+LDixeS/eUKoU9ycValXE= X-Gm-Gg: AY/fxX715w0qWh8nYdYx7GHzGjUImXlJR7Hj/liJkfgDKHAWZsNckKYYDayErLwWmWY iq/dwL1Q8wofRRjQLt9xc3IwKCSMrju0QYjlCEzKrQdX5t1K5Ry/D2XK5ouTia7cP6j6/0z+kMh rm8W1d2W+ipRA7rc0llgeV2NjgOiyFNmDh0lnDIO690Rc/6qXipti7H/OWZRdAqJYrl/MoAdhNM VEMjpN2bWRkcMi+gm9VkUO98BXH5S6LIzObtQEl1Y3qmZSujpp2s/aeykaCT9u0KRwJtXwuHJA1 7eXJKReDnVTKNOr6w1fkG/3AU1F2RAVCjHqTPVQzyiEqcW/LbWquoAdqktzH3ffw6EEcULZBVky Yj0hkVkJCgvCmUZQXiTqdOZwkvBq6gHZWwrE0F3SnLGMXfS+IqC3BSkofvS8B+sqM33V70QtqOx O4F1dP9PKYJMCeasibe6Yigg1/tJu6erff6SAA/zwhzz0PKWQYM/WKzWtn016WJh60sSIRMFUK2 cU1p6nv X-Google-Smtp-Source: AGHT+IHTipKQ2GYkfIzCrgEkT5HgaT5cetpxH7RTkCWDpkBy3UcCKVeG1Kf0FvBM/eI9Sln/VDayPg== X-Received: by 2002:a05:6a20:9149:b0:347:67b8:731e with SMTP id adf61e73a8af0-376a77f12e8mr16762772637.14.1766521214766; Tue, 23 Dec 2025 12:20:14 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.20.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:20:14 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 04/15] dt-bindings: serial: atmel,at91-usart: add microchip,lan9691-usart Date: Tue, 23 Dec 2025 21:16:15 +0100 Message-ID: <20251223201921.1332786-5-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x USART compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml= b/Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml index 087a8926f8b4..375cd50bc5cc 100644 --- a/Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml +++ b/Documentation/devicetree/bindings/serial/atmel,at91-usart.yaml @@ -24,6 +24,7 @@ properties: - const: atmel,at91sam9260-usart - items: - enum: + - microchip,lan9691-usart - microchip,sam9x60-usart - microchip,sam9x7-usart - microchip,sama7d65-usart --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f174.google.com (mail-pf1-f174.google.com [209.85.210.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1225D219313 for ; Tue, 23 Dec 2025 20:20:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521227; cv=none; b=X6IwFoQ8BjO3LnDig4RPGJhGeDsIEKg7lzaKzSYT6G95xUYaC1aWyukxvd/VHrMq/Zlk/kQO6pHA+Mqr4x5G+X5nriIUQqovNF0eFFJnPkZMiY7Urgqo7YfBBGexXAZIwR/c+PMyIY++FzWjf6nQQUpL2e1ItlBNH4ekhq/vg3E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521227; c=relaxed/simple; bh=HaP35Mv3tJhzA+ZM5JG9j+YNJFp/ZeK++35o7px2hP4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=oMqjaE7Mn1ZNGg2blB/sKbV/XLWH/SIX/v72YR0aldfYz+9vIFysL3KHk2T3lUWpnbHvcvD012sYSGuXOySROEwBmhdE2NEeDbXHa8UBo4ibHCUE2y05FiWcdzuMVXfYYgiGwz/2bTc1XguOUqfRkcN1Y6QnBq5wOowydAdCJgw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=WPMJMxT2; arc=none smtp.client-ip=209.85.210.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="WPMJMxT2" Received: by mail-pf1-f174.google.com with SMTP id d2e1a72fcca58-7f0db5700b2so4802742b3a.0 for ; Tue, 23 Dec 2025 12:20:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521224; x=1767126024; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=PTgt2hO049DGrJM4Ny2YlS3thIKNeyR96EH9617zL0Q=; b=WPMJMxT2Z86tRUSGNKn0CYAH7lwYVAgIaWB3yVBHo64gd/T2s91doAUDCV8wqm3d1k DqXXsn9br1YlTxfvMupgH3TmIT1S0x0xNftveqUk5jLtfQ1ixzf9b3ZSBozDvQE2pyQj hhOrWomNhyMz/EC5b18RIvwIaScGg1TC0qvDuhlBcWJ6GfC1lTqE2K73G9hASX2Oxm6M /UgVfZTNLJNSpUC4EIkLNjKwAmUHnH4XO05eDMmPyIj+hi6/jvMdE4U0XPk1o+gmoLW5 VBVI94hQaZ0XoDa6zJ3zoBMsb5xR+5HTpnU/B/bPo4koRUuMa3SXd6NekJ9GtM3jn5gy M6jA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521224; x=1767126024; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=PTgt2hO049DGrJM4Ny2YlS3thIKNeyR96EH9617zL0Q=; b=DKecHZUv+N4j7qr9UNiw/R16wJS0P7Hf/6TrIqQzGJffTSQHojjHSxbA9eX1lyiyWI E0ibOHe6ITEcL65GEqb2sXQqBu4VZMBzZzhplQ1b1bDCVr7zx7f1GcAaPqknPfv2Cz9d DZ144jp0WWm0SpJQnpBc6cJ75ptXH1rkH//XPDX4jZfiLVymdRziqFT9eSqyH55RXZLb LxXVQ1ASRmIHdCXsCK2/Z6BPoj3SAEWwK2YJf2bXancEE6NN5ziVTA5swt1ujETNKON6 oCjf44NbnYAhCNWLNoI7+SWwjacxik2uJxFzQwUxeq7CsZKiRqMvhiQ8XI+s9Qt4nP3q WMUw== X-Forwarded-Encrypted: i=1; AJvYcCVJmBfyR4wFwPO28tUlCZC3hUzKmAz1y3PvW5gELOrgB7Yf5HFKZ9/Y4gc6DHCctazC4cZyRrrFjEF9Fnk=@vger.kernel.org X-Gm-Message-State: AOJu0YzeE37e+8ycEVFW+I81HZy7xuIDwrGgDeRgnZ1L2q/0+BkzwO4/ CRnPbhCzHAlI0bK3oJL9Kl+B8eP0bsMa0qjG/q9hwMXQBNeGPXK9PaoQsgJa+0CQwls= X-Gm-Gg: AY/fxX4F/oRzsf/6p9ag8vk6UmNrbkrNGESyS0OL0V2LfzaqyYAWthpKzFTMUVa1MT7 nTdrXSDJRSgsJ8iaHWVTGDA2jZSMezlbva9Em2B7GbCPVxohq8eDifL1Tw3K9iXj2OTQfurtYu7 d90at5hcmyrrFcee/5WI1zQD+Eqcv7cbxf+nQ1jASB01rEKS01TfoQ8Ce/P25LMMlVxjkpe+msb uH2Zr5DWXRoRf1vTtDo8qaKXteEvcJLpQMRI6mbCiw+3TN9LwfqJuOJFv7jyBuaaVfapDPkG5F1 1jgvQr2J6cWwLhiPpHLQAn5me/XJ1J49S8k5YWiNqTRrN3j+okOxjp061kRBBgDvbdgX4GacetR s/0F310mT6klHuRlcetNY9xl5lWX2FJD1od+wPDAASs3c8CWTB1wvBUQ6ov8VnJ4489LkDuEICI wiyrXUIopYNPYVbxxr1TFS3fvNjL2ZWJmgWmHxM/blapMJVwTb3nTPIvufr5w9iQv4CNx9/I5tN vchMfVy X-Google-Smtp-Source: AGHT+IHEkRqkF3+ulFb7YQxPiXmGF+AIEzrSLTHIV/1Chrc5EC4Qv4EqGmxiVXP6kKzXYBSaNsC5Ow== X-Received: by 2002:a05:6a20:3ca2:b0:344:a607:5548 with SMTP id adf61e73a8af0-376aa8f3946mr15876623637.58.1766521223699; Tue, 23 Dec 2025 12:20:23 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.20.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:20:23 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 05/15] dt-bindings: spi: at91: add microchip,lan9691-spi Date: Tue, 23 Dec 2025 21:16:16 +0100 Message-ID: <20251223201921.1332786-6-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x SPI compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yam= l b/Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yaml index 11885d0cc209..a8539b68a2f3 100644 --- a/Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yaml +++ b/Documentation/devicetree/bindings/spi/atmel,at91rm9200-spi.yaml @@ -19,6 +19,7 @@ properties: - const: atmel,at91rm9200-spi - items: - enum: + - microchip,lan9691-spi - microchip,sam9x60-spi - microchip,sam9x7-spi - microchip,sama7d65-spi --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f175.google.com (mail-pf1-f175.google.com [209.85.210.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B547B34E24C for ; Tue, 23 Dec 2025 20:20:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521235; cv=none; b=VH0rAv6KoWjhysmF1c1ncSlBYvmj1r596PWjQs17oUSil4qX2p4VpKv1yOVQAJZ5DiyYUVC2TNFlRNEdhnDgtrBZrRd8YtgZIFhhyi9+XP5oCzwvkDjT1oY4uluFAcGQeV57lGl19CmkUOPjOQACFOMSJ6G1cUeEkn23pwgLtuc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521235; c=relaxed/simple; bh=fcTtzHF7gWsSvucVbLas/Xk6BXcFxykzA9hcJy3JeRQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=gT7jjgHyKjciYcu4F+kzfbfG4IJsfWQjNv+VRupdhOYuH+MJQ0d3hFwq0Oq02ROXJB3ydmlpvWPEzCuplLDcjIzySGutLb7T0du+DGGXQ3r3Xm2pqjCCb01oxSb/QO5FJSEljw+DRLsWOvT3Wv4cTPyC1G9Vau1cwzkWJtA0ot4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=LUNMGrbH; arc=none smtp.client-ip=209.85.210.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="LUNMGrbH" Received: by mail-pf1-f175.google.com with SMTP id d2e1a72fcca58-7b8e49d8b35so6588189b3a.3 for ; Tue, 23 Dec 2025 12:20:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521233; x=1767126033; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=PfrUlgr4mKAwpRgF31HqFmZ+jq2Qg/gWBBCl9WoQ4uk=; b=LUNMGrbHejcYyFw2a6c/kwd75fcTpoU1Txm3aDp5WPaRLflEN5x2KyQhCtoR9nYbgT G52WiWvsYMxeLN/e/NSOuMsHnDfXefk6LgHaMbT8DP/khfakpFdXf78tzEfqEQYq9umm 8rUPkhi3lgUD8VCN0hh0xf5Tv1It8Rv1rO+V2kqbTcq9xtv6gqraS5r9CYDAF0oDXnwy A6H/V+0geM16PmRCt0ZWpCoe9tUowVQVnULVxxmuV0eluI1StV4l38cNFbXf7zru+Fid /S+ns2Pa9hMFFGRmLhFQ0nB62Ctm1T8/RBYKVCWZIl/75WNAdNzC5Bt5WKa2FK2zeCHI z4Kg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521233; x=1767126033; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=PfrUlgr4mKAwpRgF31HqFmZ+jq2Qg/gWBBCl9WoQ4uk=; b=hPeucCu5EQNOFSrxAEdYYQG9NQIIJ4sx1oNglVms4FhpLt50KcAVNugsJlPZ6PpVT8 aiH5A8vcJCoi251PgGXOxQXfSLASTKB8SlyzpfKTLrSZ4yv6LWODT9mU6dBepdvD4Jm+ BtjYZxSnd3ccrnsftq1ntQWnoSZN/BkhK/fkK8PZA1WhLaSKdzXbOJuqfxmzVk6qCjfa CSCCjHWoPWJcLrDqIpniiLL6MpuaEWVN5YaGe76SmLuJiWTkgp4Uzcja4BbMAPE2pBn2 GZnrmBFiDvtWWBvvTP1gOSUxt8Ydk2XAveqmWt96+dSP/+lNeMdgrC31vUhqNFgohfm5 7BQQ== X-Forwarded-Encrypted: i=1; AJvYcCXxN7BrqiQSd6wBthveX4f/wY+E0/HqDwNVGfT2RRZnoSYs308OL+LcCcd4XBxOVwuOgFn9nIKHMG0schk=@vger.kernel.org X-Gm-Message-State: AOJu0YwpuSf4mIouGU+wDr0qzuux+6qroxatuca5VL1618DcusH4JzUh j7JW019b0lTTnxkhal3EAvlGevCNX9Jbv8trV/X5wF+NAvjjoUZZPwAB9gZaQEQFFEI= X-Gm-Gg: AY/fxX6wRWlKqMK8pKDDRGzS/Ix0aZHevdmNyIpIhmRA8cnkeJ/GZK2NlxpPw/t6EgD jYVbtRDrjCHBgQndnK/fx7Ul9mNh5do910X8kYFI7/hj8qP+GPgY+MP6P78FrAIstWQ9ktVZOOK XBcQeFIoroc3qKZE/j0cZGFH85StQJoBJc4XmnFpW8NGrG7Z5zi0cgPkCkn35oCh8MNTMHYRC49 7fmVHvZPkMIgxYS8/FdD3nGJpO47TGYSRJemyfio1C6TKP82Z7cTXa4sQxm31jVX4rzRsUm8FOh gYS7rwHt5UkMUZ9coQdylOZC8LMGOdgBTFzTLpO6hLuCFmQrF6OWLw7/lugHoEkW4buUhkdgNbY yPjrpHMrRMR3h0CZ1TdXXO4SQMkFPjoXDzEsfWUPNdJ0Pvp0f8GDFTuzFRWnXfpIRnwhwhQm5pp EvcV+IXoxEAcyel38GTwb6KiO9rJZX1ZfZEUo/8/euJQaJs8ZrIy4SokNZ7zzQn8ypa4KXBveux Ux8L7QD X-Google-Smtp-Source: AGHT+IH+vGo67Kz7b+8QZvoO1bYGr/XHDGO/seoLyNk1DncRQFKXbN1uskDp9cfikbL8HUPUhf7HaQ== X-Received: by 2002:a05:6a21:32a3:b0:366:14ac:e1e1 with SMTP id adf61e73a8af0-376ab2e706dmr14672619637.71.1766521232584; Tue, 23 Dec 2025 12:20:32 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.20.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:20:32 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 06/15] dt-bindings: i2c: atmel,at91sam: add microchip,lan9691-i2c Date: Tue, 23 Dec 2025 21:16:17 +0100 Message-ID: <20251223201921.1332786-7-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x I2C compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley Acked-by: Andi Shyti --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml b= /Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml index e61cdb5b16ef..c83674c3183b 100644 --- a/Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml +++ b/Documentation/devicetree/bindings/i2c/atmel,at91sam-i2c.yaml @@ -26,6 +26,7 @@ properties: - microchip,sam9x60-i2c - items: - enum: + - microchip,lan9691-i2c - microchip,sama7d65-i2c - microchip,sama7g5-i2c - microchip,sam9x7-i2c --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f173.google.com (mail-pf1-f173.google.com [209.85.210.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E343234D4EE for ; Tue, 23 Dec 2025 20:20:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521243; cv=none; b=Bu4spjzm0aqfsbm7PEvVvMsdB4dPSviHz90Q3EY3KERPDGaTXm4ukVouRTHmlFSwLOO3q/GgeXjFil+tP9D7u/qPFkzUm/l4NhBwDSM6+L40mqPcJq/yQQFuLXzs9x+gZ2RIlw5t17utalwBmtN2s2EQ6PUABHQA52Zs1E5fz2o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521243; c=relaxed/simple; bh=FesjP41xiT0Kda2nCLhQhKtJNrqGgysPl3yJ23vj64A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=f+lJj9j6udZIwaFpZuk64WGqdJmQ5DfzuuBlBHMuSBAVJu1hrax3zIetT8Mkdrwcz1LKOIb051KnmxUOIMgOhm5gF7THSnMa8LAD+SU9O+FG9Jinhdjyugah5ZInejWMy+ts0r6/QFeXbFS0UEvk0cXSTwrAuQYV79dauAU4Z1k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=ZccbyyzW; arc=none smtp.client-ip=209.85.210.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="ZccbyyzW" Received: by mail-pf1-f173.google.com with SMTP id d2e1a72fcca58-7b80fed1505so5630145b3a.3 for ; Tue, 23 Dec 2025 12:20:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521241; x=1767126041; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ClyoGQdLbQ+NSakHU5SbIxGsiXAmeIUAvdUGZfMfHas=; b=ZccbyyzW2lxJMbJYlm/wBafWsE2XB2bAypOFFnOukvOGI4F8bnHvNijeGAjtavqUGB p0NANjErF7ofDVkrLy/JmBZttd7li18QNaynTXMtfLOpiv0nuWEKeVd6DYSHktO1ISNl 6HyxFIVBPwLfGivhk+/vTFkVzBO162ZkHkA0Jkp141/OWZ4XiUFeOAFelEoZvX1rskGB Wmk7CX8M65WvlFHXo4cHRpqzkjaDkKV3yp4+zvmH9jj17QAzZ6OaiuFPVXcNUQshasmH a2wdlKOVQBgvLOgq5SEy9w7xvNTCfKQBAhS5xqnESy2htUeDknWhV2G8qFo/rgWWwYNn KE1w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521241; x=1767126041; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ClyoGQdLbQ+NSakHU5SbIxGsiXAmeIUAvdUGZfMfHas=; b=eBLZb0vOxh/9QP2YYCgVaggTKC8tr6NTKpH7OZyC9uL4kiojv3xv9M2i65+uVWjTCL EPJnTdZ9uhor09ym7zCIPtp4VzAzPMcQZXS6vBIJCSt6cmBKYlMAbPVjlQ32zvz1vqei IsfBG8BiETpQ/XfsRWrZqK6ofkQaJJTGookQg7g+ray3SXu8Npb5YDN4oz7R4nnFzAyy fd1/PmN3ucdjSvKXB0h/taVBxd5qUUxZ2oPmRzpccGtubPGoigGGhzqoJ5cj9yL+rgtK 8nCSIBZkFyBDhsaty1sGsYx9l5zacetNaeUHBXoI97h2HYzVdQ94PuxUyroPevA9xPOK zJuQ== X-Forwarded-Encrypted: i=1; AJvYcCV/4jQeF4PT9f1P1l5Bq/iRyuQBQ+WkchW/+qiD2Wnbi/XMSG/3ovjnDGSDduGzhR5GWvR4J8R2MxFL6Uw=@vger.kernel.org X-Gm-Message-State: AOJu0Yx9Y8F6ApADYdKa5NOPFijv35JSEfRgmEk+oD7WsHxTyrMXEmyl QqeZGme8KH6BhOHOKUVHdijdOGhlGHYhH6UBj+FGOZ7zSHi/RWKW7n1WExuaL0CJ3js= X-Gm-Gg: AY/fxX5+MzVe7NnVxkJ3NypS1vjjiypEJ6BU3Z2UYdSQxcZZVqrlEULyhx9aUOkgAQu CU/4+3vl/Pk5WatTLgCpwlt78NDxZOfCWMsGEfdQacWon9VzHWyeAzLjVaU8HNDU8/0WleM8aSk hpLDe0RgB/I6VCEVJSjL8q4XWBeYi+kMaa+OHSAocv0Q6g/iHZIhU//AK3SFXcdeyeQo33sA+2c bRT/KIqrhH4Y4sEMwC5OqQT0MzuV8QyPB7AWdMpimFh8gxYQ04Pv7sRAhLBXTxlD+9xbmzYK9PC eAAIpES2cklracBXAyrbETAv6l/8TSgrsMeX/KaO2s7y3AvQ9eGtiES8pSFFfSU3lMxbRWXZ9rW uXMqXyXv/sxJx3feOvqRCSewewhX8vVjMUW4HNYXOsEjGRKTyC5W7tXAzFbMKFX+brTb9VR8VDE 0kAYaVuMWg93vKwN7Ud5wvQduoaQcOUltUZhJkt303b3QFqock7zJ9pSmVPCSxP/yqE63xh3VxI rPQUo4L X-Google-Smtp-Source: AGHT+IGuoAHYa6yGZT2xpCk4O6bUCM8poDOiYCaAoun2Nvyagb0buXaCaJOvoitd+kEUFeEHxHKv2w== X-Received: by 2002:a05:6a20:9185:b0:343:af1:9a57 with SMTP id adf61e73a8af0-376aa8e98d6mr14530108637.56.1766521241361; Tue, 23 Dec 2025 12:20:41 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.20.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:20:40 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 07/15] dt-bindings: rng: atmel,at91-trng: add microchip,lan9691-trng Date: Tue, 23 Dec 2025 21:16:18 +0100 Message-ID: <20251223201921.1332786-8-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN9696X TRNG compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/rng/atmel,at91-trng.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/rng/atmel,at91-trng.yaml b/D= ocumentation/devicetree/bindings/rng/atmel,at91-trng.yaml index f78614100ea8..3628251b8c51 100644 --- a/Documentation/devicetree/bindings/rng/atmel,at91-trng.yaml +++ b/Documentation/devicetree/bindings/rng/atmel,at91-trng.yaml @@ -19,6 +19,7 @@ properties: - microchip,sam9x60-trng - items: - enum: + - microchip,lan9691-trng - microchip,sama7g5-trng - const: atmel,at91sam9g45-trng - items: --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f170.google.com (mail-pf1-f170.google.com [209.85.210.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CBCC534D4E1 for ; Tue, 23 Dec 2025 20:20:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521254; cv=none; b=k5nGASUnsnnZWyw5ENWHsM13ox3PJgLZV4f7sW7olMct2rWdxwGHeRTfQOaQ1c+jgRchVI4vStDYK06kiMK80KV675xc04SUQil1dJwzBhIvPeafHdP8/j4oLe5LIF/RCevYPjf7b0TAnlQIaUAiA7T0XFIBHOz2SHw2RZuq+ZY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521254; c=relaxed/simple; bh=zUvrtsolEdengocgVlyXQxoSJXOg4mGPqcC0PLdIbPE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=S4y6PWVNCFuzq0k6rlsthUX66I4dAlY7po0+QgczPmuQbs84GKkbTQtT37Q5cW7zjflGM0fBE5LTfDVveX+OQp3W44vS8VdErC71NcOBMu+/bKiRDOfHZgw4yKiSDgo9MHngz/4wxk3t7d8FidZNMEXmTKKByW7x+3pVUW0sZfE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=JWd8YeUf; arc=none smtp.client-ip=209.85.210.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="JWd8YeUf" Received: by mail-pf1-f170.google.com with SMTP id d2e1a72fcca58-7f0db5700b2so4803025b3a.0 for ; Tue, 23 Dec 2025 12:20:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521251; x=1767126051; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XldW6lxnsgyAezmPBHgoeGUpbHtzZudWE9rMzsQl4gQ=; b=JWd8YeUfcE2jxi4dlT6RjGrdeqZAThp66WLdnh1AdZbByRtMWbUC3/KQA3vOxoI7rQ Nej77PlWwyPaR0CweuAUAHdybLE+chQvK13KAx1PHCFCzP8dqOUX7DNszBLGLS3YPcje 3obQGC21IXK8hIsdJaIVFWus/hPNRBL0nHrgv8Rk5tPmeAiEGaHpc8i+apiMSFebghNE 0W0Qy8FfsEMkqnJOoL71GDcIZHE5UqsuPBST8EGPO7XAr1u45JqOy2YCVoY6QZ5iqEaC ghB9VRmSjvWVRdEspk9wiO4HaSDvwPHstMR28m2thH4fnj7e8ayv8KKHgpqopigvFmEG nQsA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521251; x=1767126051; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XldW6lxnsgyAezmPBHgoeGUpbHtzZudWE9rMzsQl4gQ=; b=DSumuCOuD71tV3oyOXMmwVM427tKH+TXdVtsZvyqINEDisqzh/ix+O0D0vtE/jAJy1 QGezLiojNyU45F6Ya1m4HAWRkCtT8Qrtwf3+oW2zm2LMem9fFctH4LfkryL6/6GWfpNI N1lyMA7pGqmrTqsQEFszk7SbJHokieeIUdXI4RZZ+q7/lR345ughApNG/u/htqzc3Rwu RRgDHiKZTB56qBIHoquiH5SN/7PaKcd3wKHlejiXVHEHKeph97K0Nq4k4OWJMoO8eXAj d1Yv6tzeqwPJmVwfA+uuMEEW3vn+h97/EX2quhSzhdOxJl1IAqTybEl6gfKAavR7Fiyo JD6Q== X-Forwarded-Encrypted: i=1; AJvYcCXEy71FPuYWJtidvE6/Ed/d5506sovSgZNG3rNBH3u22c6DqCj+4RxJjhgVRJG1bwLFZyy65hWR3bo09PQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxDtYhZHMJ8pz1sI3LNT7xFGi1HB+VTXBUTwfXN3WaBueD8PSBW vXLVAlCmv33/mdhHfJTJskNnieYDH75fkkz946dkqsRenqg+X1LgtMaGDw0E8NXiIwk= X-Gm-Gg: AY/fxX6LaAGIry0z0sV5GZQ1YQ9dNptHReE7Na6M+u97mMwr7ei+UDr9HN7CI0Y29Tm 0J+QiZGJ4TNnuOlxEUbcCJgv1tCqFG87DqkTvn6Uwqe8CKHy/Npk5Wsh4V2CuRqQK1RBDQOuLrM 7bOe4pumm4en8+/lA+IGpWPfzBs0bGyPMEEI7+YcBsBknyjckLSK+/T/qjTfePcckMH9j3xdtnn XNIOZVi0zjwnDc98uvov5Ck7LsKT+ka/xjqM3H/ZjoyGCJJGbQFeKLrZbeC0GdWRQ/yHc/m+kfD krRXZTX0jsz2FJXiCnIMq5N55QfeLIyxRjxcPxw/z9HKI4hNn6ufJBAapPBdZocUooSTJFiCVbi MzjAVLyED8bAzLbnccXJlTd/CjTgv4hq2cG7yn8nEz+OwnQv0vkge4tdidVOS/3GClnQ4XsWgxL w/E0mILO/T/3ZISyb1GArEG5Q6UI03zgY6aa9NrbwOwc5sCKQjqb4ldLCFWOdtHP28ZB/3j2oTm qrDQgTfwPHs7Jj3+O0= X-Google-Smtp-Source: AGHT+IHKR6G1JkjZPbcb6JKFu1uGkQq63m4FpssJS+cOb3Ug/zNWJVDVvih5redVT4o6Tq4IHHU3Qw== X-Received: by 2002:a05:6a20:2588:b0:366:14af:9bbf with SMTP id adf61e73a8af0-376ab2e77c7mr15535010637.73.1766521251186; Tue, 23 Dec 2025 12:20:51 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.20.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:20:50 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 08/15] dt-bindings: crypto: atmel,at91sam9g46-aes: add microchip,lan9691-aes Date: Tue, 23 Dec 2025 21:16:19 +0100 Message-ID: <20251223201921.1332786-9-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x AES compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor .../devicetree/bindings/crypto/atmel,at91sam9g46-aes.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-aes= .yaml b/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-aes.yaml index 19010f90198a..f3b6af6baf15 100644 --- a/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-aes.yaml +++ b/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-aes.yaml @@ -16,6 +16,7 @@ properties: - const: atmel,at91sam9g46-aes - items: - enum: + - microchip,lan9691-aes - microchip,sam9x7-aes - microchip,sama7d65-aes - const: atmel,at91sam9g46-aes --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f182.google.com (mail-pf1-f182.google.com [209.85.210.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BCBED35293A for ; Tue, 23 Dec 2025 20:21:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521264; cv=none; b=WsRhrB1XH14bvtA7+36s4kymmhUw/Xd+ElmXHioKyz6PfDu7oLDx177kzaO0LXkEYiBDW/Afa3R5xzo14XNvAiI3eS+3vQ7ac10fi51ymB7JNwbw/fzvkFs/AOLmh6k+MzT1aVsm79gop/1mkexyxTGbO0KnsCMSuQPeZ3ptMDM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521264; c=relaxed/simple; bh=7hKH5EzmH1tw2QTQXNXPEJl0sVHK/le/PcpUxmqe6fQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FdvmDzRK/U+ELprbKVsQn4zkBEJh5Oy0i56psptDpz+z3NFBuxqT3guEB45Ue7pHyA04IZlzB9QsknfnPO4jRqRQ2nU4KUR5mGrjXl5af0rtuZNgrHn80aXBHGGbPOgUG+KUEQp0dYjdeGdP6pQ1TtqY3f8/fslyLHcbw8AGApc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=qEXm32uj; arc=none smtp.client-ip=209.85.210.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="qEXm32uj" Received: by mail-pf1-f182.google.com with SMTP id d2e1a72fcca58-7d26a7e5639so6112617b3a.1 for ; Tue, 23 Dec 2025 12:21:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521260; x=1767126060; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MElNA+evLW3q9gh9PLqoqAuYhUoiUgxuy1qDVWGw3Ao=; b=qEXm32uj1+odh+mia+XgDAG39bxsV8BBnWSP0gbyH5RJhUfEzyjInuhiC1FtX9Wppx KLxk0YDYruP0rpIpgefdNHqLi8+C65Db06vxmizhWFJNlUeyE4PALzO+idf0NA0jEvMt 4bfGeG4K9boAoeBljyhuYdHQPXx1fzDNbBeLm+/ymuEu2mywxvu0nFbFozqKna0aW5o9 UF/l+z+RE/wWwKcEoAMBfnOLbiRWzz5O8Ua1eIoWr08agzCuSQBanUqTE3b4fvbRKl4J RwJDjpDIeBb/IhuLWShFAWC3/IHBkQBxlolO5/7LijryExtWwxx8zreGCz/caCv02scj QTrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521260; x=1767126060; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=MElNA+evLW3q9gh9PLqoqAuYhUoiUgxuy1qDVWGw3Ao=; b=Mmr+N5oeUSI+FzSMgC+Qr0glOG6vkpAiMx3Lv5jF8JcGNOuUrhaGFcFEvIQ2tuSbpq IqcCGsdTcSYC8F/S9ScIQX2fc0c+zbnaW12BiAizTSWU/KMFgxD5mZag657jHjVCRsSe QFfMkPWLWhoixwUzYdX3tMkjFXYkpowjxy85OOkCX+oU/HefkzegTRGeezlO+nV9fYHN JwHrHewAzrTTh8jev6O7vRxPk2OF5OMIW7wtEiJImuz4JutJCBokv4bzsfZZz1eCBlED 5OXOgqUPctgn57jY5x98UekVUUOguoIOkDgRvEb/cgvK5tUqDEJ4lmc5TEKJb4t6nipU b6Ag== X-Forwarded-Encrypted: i=1; AJvYcCX2gXGCckGKMTyHFjXBQugnfIly/x2cHkuP53REIko0JYIo0nS8vt73DZYjdmEyNfe5L8AYmSlKEBnt2jA=@vger.kernel.org X-Gm-Message-State: AOJu0YxAedEnIc7YZQ5oI3GcH+ZzDBRNQ6GUwO+y9wVLTI0Q5qKAFJHk UEw5fki2auYaogAwDKt5NMfs8BslTC+QWvy33nqqqHqs+hRLAEEVe0fSl9ntoq3nFX0= X-Gm-Gg: AY/fxX7+HaABRfC2MXf7/GQ4IkwD0tZylpjVTLFiwi1HzhFVg/ixEdKStylJxJL+ZHG RZqquj0NjBcZXRtM1bFc/qDGnziFMQ0xYMzP4cg6w1cRewdu9pLpsRwcVqwUnzG9/AgnTc8fTfO M0BAsdhvbeyfPfog+PoAx4W0XgbVxsZbSy7ipAzxfWemsQtjjO596hIutisV7eyLh4jz3rpVd1R N4QSsDBxLKQzyC08jgTAy56MXEjf6hxnF/GQip8cRgCGS7uv1T+qtCjQgxTmMLjoPp4VSybIYSk h9H65veGgh4IsQ0La8d4WGq9ubgNM8uNaVop8UdlWq0iL6MqpsjSvO7gZ66/hwWrCcExujIZT1B 4UdF0VQhGFVIeiQW6WN2Z7NQ1PmKNUWgrdGA9b6YZxrYLk5P3EPNFNJ8rRvIe327bGdTgtm/zE7 4gIJe1Ur2U/nLYKC+aLw1LahqJZdPTj1OKbL4gzn+MoBJunTRU61HPq8OJQq8P1d/PW8YKO3NXb f9u4ukK X-Google-Smtp-Source: AGHT+IHKfwHDjFbBjFoOP1ZNZG2yYIy8Xdi86MslAqVbrnS76U8emwCJO7CURd8duOcxnItzlu++Ng== X-Received: by 2002:a05:6a20:7289:b0:366:1880:7e06 with SMTP id adf61e73a8af0-376a5449622mr15082294637.0.1766521260025; Tue, 23 Dec 2025 12:21:00 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.20.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:20:59 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 09/15] dt-bindings: crypto: atmel,at91sam9g46-sha: add microchip,lan9691-sha Date: Tue, 23 Dec 2025 21:16:20 +0100 Message-ID: <20251223201921.1332786-10-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x SHA compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor .../devicetree/bindings/crypto/atmel,at91sam9g46-sha.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-sha= .yaml b/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-sha.yaml index 39e076b275b3..16704ff0dd7f 100644 --- a/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-sha.yaml +++ b/Documentation/devicetree/bindings/crypto/atmel,at91sam9g46-sha.yaml @@ -16,6 +16,7 @@ properties: - const: atmel,at91sam9g46-sha - items: - enum: + - microchip,lan9691-sha - microchip,sam9x7-sha - microchip,sama7d65-sha - const: atmel,at91sam9g46-sha --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 65B1D354ADB for ; Tue, 23 Dec 2025 20:21:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521271; cv=none; b=WD2rwG8P2zKltrp4R8JUCCISw0teQKtrb2CnQqS2fN4PAAb2K+0Hq90GPvQ/rtOzhe1iMHK+pteOaSV/GEg52SfNMwjRbglj5orOmFULpZWaoT9d2NGh5rMDfMTOZ2wIG/7N7XaMNzHtxE88UHO6p3Fsil9YoEoAcF6/wu4ZRnw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521271; c=relaxed/simple; bh=7jtkvldmPSo6tJBxZSibRZu5hmUTyLaiO8iQq/Sa4wg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FhwAc8CM/+/rARVJnnUNXYaAQjDDDmYBGGFNseIxpRcGAX+pPwh+ERRC/T9YiLb3j9cCwHlaRW88kMRXGRsIBTcfWwI/kaN1KUScJ2PfdJWHkdsvZHIem6AS2XD4WIt5mLGeKuwd7j5D/5jl1e8OeMWE8atg46gdkqUB46BLHLs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=ojfFSlET; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="ojfFSlET" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-2a081c163b0so50797115ad.0 for ; Tue, 23 Dec 2025 12:21:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521269; x=1767126069; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ZY5t/vT8/2JoNFBpsoZEjWJnrTyKVma3HFBR0NVkIKs=; b=ojfFSlET0cv79OaTDF1oKOqUXItgurMOgYcFv8b26PVp6292pJdfQ79anRb5B1+0uZ crU6noIRI5hrwH6+UBj3tgm9TBiCgBtq1MFeUM+P/kFaGiC3sxHi5NwmveHrG+90Fq5o +fRaB9u1u9Ldhg65JUonooSLko3zOgChDlBBUota2eUoVVNbVpEE9ZJhAK4YnlT13kuZ E8AIksIE7PjEyyrs7wStSwLN6vio4NMCgjATLzIr7LsdS7PcEQ/s8WsI174oVmnIoh9i daQbQa+9rLjpjcUf7Tgx8EBLVVp9f44DfK0v7fmYSVhOHs9bQMd6l9J1qZdOOXgjmz0K NS9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521269; x=1767126069; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ZY5t/vT8/2JoNFBpsoZEjWJnrTyKVma3HFBR0NVkIKs=; b=eJPrNiWtxZVt2k6XS0Ig7+/cXxXyqMAP3flIyq6w8NiCpGyhSfGNQ/FBKOShrHJkVN ubB9ZhLBMsYXHAKY9yufeuET9aa0rMbWEPwbX5aDYpHYvE/SMNFjD7mvrO/K/3JE+24G XjBHMQwCJDJJnBea/+pTxpv9jifY2IpIZty4OAwaQbi1rZ2Fprqs/ea3Q+qoUZ7iYFTF +CMQiyhfNOKE084BhtCiw1t3wFS5G2gP7UdAs9oMj54Xpal+bOBb9WRWA538DzdW1Lye EBB6Z7jUM0bTuufwerQWTSS2FW0rJEcJdt1azXnkeu4PBUiX9e6BlnWZpG6yjvRLvKlp TYlw== X-Forwarded-Encrypted: i=1; AJvYcCXGcOGKehHgU4UeVP4M3ln7j9TNXHe2KDjWQRlA/QrZ90YAQFlN/8ZwSaY/M++jl1x95q8CUQh6jJv1D/s=@vger.kernel.org X-Gm-Message-State: AOJu0YwN65T9qKxegPEeUvS3P/ga1w66NCOx8KfaGlIWLqNMlQnQNN0z t5CqFpjL4O1FNdcCbbuEfaA1nTIxNxMfZoZ06iZxOE6yxOsRuHUM1G48p1mjDo2HnXg= X-Gm-Gg: AY/fxX7rI8CxTDptrgLxCobEQZfjY6K83sSeOgJN0O7yRbv0D/0ju8oXlB/sVIvGFcJ OyYqgCCVEC9gDb5OOo96/06IQidW4x9LAw+obPWprzNsCs8IwccI+gL4kXgWogRAu7MgxVM1/kq u59CMaahwCIaXvs1qa9nRJ1MY4SSh0kh17Koto46+xSL8LuBn1P/SAmJ44kYqGzoMbpVjNyoyxu y9yhsAGFgpxgfrSabm2aTU5jJ4QNuUHFbOB6Sg2AX6NxktotFQ7iLVQAA5wabO9s6Kl+wbOodtR t835iI6h5TVbTPY+jpT9bw4yj/1mDiw+8ETRb9nkWbwNrlD4qEk06g2jhkr7hsGCmGqhZeRDccN nSd7mk6ATOqZEwsyf8t5Jj3B27xVZZ7Emu5v+KpNVFtYOUHdQ4VuMDhRvOOlwUEvBpm/ixKwwh5 D7PlnSteM4AZmqjpq7m/2K1wqD0Cnr5zxezzm/OWxU+V0UzwF2fL/j9mf9eQlG3DJuX9rO/LUtH oUyBDwlpXjDwnjD5TA= X-Google-Smtp-Source: AGHT+IG1vVzPBAn5k790jfykavL0vRFl8+h9Eo75I4DE3aZwMJ8QtXRL/RgKMb5SBrHdzfjqO29A2w== X-Received: by 2002:a17:902:ccc4:b0:2a2:f0cb:dfa2 with SMTP id d9443c01a7336-2a2f222a763mr171273565ad.13.1766521268730; Tue, 23 Dec 2025 12:21:08 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.21.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:21:08 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v3 10/15] dt-bindings: dma: atmel: add microchip,lan9691-dma Date: Tue, 23 Dec 2025 21:16:21 +0100 Message-ID: <20251223201921.1332786-11-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x DMA compatible which is compatible to SAMA7G5. Signed-off-by: Robert Marko --- Changes in v3: * Merged with microchip,sama7d65-dma since that also falls back to microchip,sama7g5-dma Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml b= /Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml index 73fc13b902b3..197efb19b07a 100644 --- a/Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml +++ b/Documentation/devicetree/bindings/dma/atmel,sama5d4-dma.yaml @@ -33,7 +33,9 @@ properties: - microchip,sam9x7-dma - const: atmel,sama5d4-dma - items: - - const: microchip,sama7d65-dma + - enum: + - microchip,lan9691-dma + - microchip,sama7d65-dma - const: microchip,sama7g5-dma =20 "#dma-cells": --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pj1-f50.google.com (mail-pj1-f50.google.com [209.85.216.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 853133557F9 for ; Tue, 23 Dec 2025 20:21:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521280; cv=none; b=Ggxp7zBF3vPdRvM+zIm59HnYNQPe1v5DK9IXOlN77b/Wf/mO3LyjByoCi4GQ3/OOASfdslu9I6RzFeNundizebNrzZxQ4TiOSNg+HF43uc0k+xlSfLO80asgZoqHwr3q5Utvmw0noxsCv7AfZZu0yQjTKR1HBx7QzVI5XC2+aHo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521280; c=relaxed/simple; bh=omWUVkHfDgWK8/wVYsqR1gmKx3uRcWW/S7wsFlqvQZU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=n7zY9/jN48sEJMXJ/AA8AJ6iLg+e5azRTy9qAn+jHuXNYN5fhchtiZWqGmdbOopfdpoEL4WQ7Ma/930XW+N8YoZgO51k+Jl3ZKbQKXXTVu/ngP+DCCowehdc9r+gZVK6kf0q3hlBdBUGtoT6vSnnTjYX87GR50elM4BgCy3fqIY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=TqO1SVDy; arc=none smtp.client-ip=209.85.216.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="TqO1SVDy" Received: by mail-pj1-f50.google.com with SMTP id 98e67ed59e1d1-34be2be4b7cso3543532a91.3 for ; Tue, 23 Dec 2025 12:21:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521278; x=1767126078; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Pe7/bfwW61qpTH+JIS3AKR1VkqKbIoFXot2V67cYu6g=; b=TqO1SVDyDPy6oeM2rbEwUbThg0ZMdnWKh7T7VD8KZSzOa/J3kT4ROyy/pl8C/wyVsx 87KW2ws4VZeH2LmCpVD56F3zdAx5JXs6BVI4CuP0krQwFRfdL5t80ZUQoSqx/9VjCZ93 2xHRYX+ZNHO4M/4rPr+tVC07JSbvH9LFNrnBQ7xv2se4nRY89nnVpeQCvPP5R7bR74dN 8ViTbRe6BIWhzI31DQmgEro4hW0FWUc++XgR7MG6fQJ7WiTyuHPokC+8mh/pV6Sq6piW ZgBIqf3KQjUSOvTNzk6HjjuoWV62KCEhAtinLcS332mSds9tBcYhX9IcAH44WscTKXwf 1cEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521278; x=1767126078; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Pe7/bfwW61qpTH+JIS3AKR1VkqKbIoFXot2V67cYu6g=; b=tGfsOK7WWsV1mLs8HFWRHUJyF/LDRT8rmkXBUR2R9v7YgwKsuwtnq7wNuhpF2g/N9y 9EYB0BC8i3f8X0njysg3qmqnGivwqy7PnzaCjoIb//A8BQDKEpTCIbzAritQzKvGC0R1 BwOEJuDRDCUd38HDeKpx//Wdf9nH9sdr0vtJ+3LMXdEqLL3iL3alOqfnzBnJYlWjLW0G 191qEX/4JpaEaqY8k9xyc+5Qlqdp/c+7mlh3lzECgbboMbuANtxoSS8ZyO9sXSg2u7j3 74Q65SwJ7G8U+mFPqedT9YelIfdUseI8EylqdRYmetEb1dlw81AesoB0oEq7HScVSlYL aGeQ== X-Forwarded-Encrypted: i=1; AJvYcCXi7hZvVtcMndb/8hhpQ1sZ1+kvciv0wPrVmXtXmUmu6igCAFCifwAOf/olO5+KhiYselfUAPY5HRIdZ8s=@vger.kernel.org X-Gm-Message-State: AOJu0YwMx1hvY3CYFPifumH5Frodikl1F7XjDaKft7tvHKqTq0/G+pzx V027snXj3MTxc0RCLIhhSmJaJg9lWKo2QPxIghSopcYeOZ/z9G+Xr5Wn6hXqlq2DHDE= X-Gm-Gg: AY/fxX5hOuhjIq6ZAO2iLyWCggS2XOwz67NXrf/sJOjjazQU9Pr5wGol2hysvTx2ZgL 6KaUXGDSu69jZvWYZB2868ZuANklB2JtyseEpn9M1rPDpcvSF7rNHLxaVzkSI/gPzH7vUZp+5E1 ShP5CpWUzsgu0HaGLJW5hey8PSK8TYMxQJRSQVXzaX5/G9IWUz44oC3iFwtIBgsDvrvq6/NaH2E zVfj4ZIsIzWhwHYHliXeDPCWuD+yIXF/whsAvQtEbFQSkryJG7CEwMnNfsnI6+0YbHZ7Xjn5bDR EBh9WeDjldOLczWV8KJ00pUUfuJ1efBMvl8vryHznG8zq2RHXDMiZiFkmzKTe8vQX24dJBm5pVc BDqMdUz65xe7BEPJDwhJ3+/xKMD8uPFnPF4+MqOTn60CGiGhdMiSxmg2dygdV12XgTTVlysZygF UEvJ5NNtWfZd94zKbvzCfgYw00qIp/xNuTKOFXw/0jyAqOno2riFf3l36nHLMwvgIyaG1Fp/kQK rO8UO9O X-Google-Smtp-Source: AGHT+IHeRAtPKwVz6qoPOdL+Osxtu3PLTheDOvUOr8YysaVV8Js4PDKym39wxYhmLqVHZ9ksN45wJw== X-Received: by 2002:a17:90b:3c4e:b0:340:c60b:f362 with SMTP id 98e67ed59e1d1-34e921131a2mr14020700a91.6.1766521277662; Tue, 23 Dec 2025 12:21:17 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.21.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:21:17 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 11/15] dt-bindings: net: mscc-miim: add microchip,lan9691-miim Date: Tue, 23 Dec 2025 21:16:22 +0100 Message-ID: <20251223201921.1332786-12-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document Microchip LAN969x MIIM compatible. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor Documentation/devicetree/bindings/net/mscc,miim.yaml | 11 ++++++++--- 1 file changed, 8 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/net/mscc,miim.yaml b/Documen= tation/devicetree/bindings/net/mscc,miim.yaml index 792f26b06b06..2207b33aee76 100644 --- a/Documentation/devicetree/bindings/net/mscc,miim.yaml +++ b/Documentation/devicetree/bindings/net/mscc,miim.yaml @@ -14,9 +14,14 @@ allOf: =20 properties: compatible: - enum: - - mscc,ocelot-miim - - microchip,lan966x-miim + oneOf: + - enum: + - mscc,ocelot-miim + - microchip,lan966x-miim + - items: + - enum: + - microchip,lan9691-miim + - const: mscc,ocelot-miim =20 "#address-cells": const: 1 --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f177.google.com (mail-pf1-f177.google.com [209.85.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C7C9325713 for ; Tue, 23 Dec 2025 20:21:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521290; cv=none; b=k44OKwOmn0lC9pJh6131iPMM/xodLD/iFDTKK/5yYK7WkriTlG54rwNu3KYIr9Mw+2WvFdegtF92wdfDvLuH4I8JVJU7FWukOo5uimNjXLDUZ1w2TeQ4N65gKDI8dAKMKq3n1eagNsszOKIuBdkT3/NncCLqb0n2mBXte8RAP1M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521290; c=relaxed/simple; bh=Q1obzpbb74AZt0ukfBT7/Xcte4bERP/uv0lOi/h0us8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ixlFSzOmDXPI571CrLoKatWPm7s0DljkaAByw1S7T1+pgcrKXFQjwzQDGp/BeOvkwjTPac1mFBaKFuHXEZj7INEhoU9yy2LpzgMR6mP7h8rFqvq/jNdmT7d6IwA/6V1s95OVq/buMU6Sz6VHtOemswD4Ns0Y2eCcNpIQaceLO58= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=vAEdXO3r; arc=none smtp.client-ip=209.85.210.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="vAEdXO3r" Received: by mail-pf1-f177.google.com with SMTP id d2e1a72fcca58-7d26a7e5639so6112890b3a.1 for ; Tue, 23 Dec 2025 12:21:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521286; x=1767126086; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fD3TOo20gfVbUTTrRVEjhVDMuAvx6I5y/UndE2JGgIM=; b=vAEdXO3ra/1bm20X8T+iXv1DGUZqKx6guXdgGYlEe09deRwfl5bXIa86Eb9PSV+d1g 89yhFC4l5+p3HDHL9B4t3HraCiFP2Abre+g5OOymalREUL4ViCVjaMatLcQOi73KgoaO su9Z87NmLUKhMW1Z4N3LrDbyJ/2M/2Y3Ff4tCAv8WODcWixujph097B2TZm09bAiaL+z 5RusNCbtacBZhsJzqltsEvBQ/ROehlt9LNDXxG8a0iqZnYUEOZo/smkMaGNsonZqVIvW oB5htBh9H/x4y6/cNqzQFEF9xiV9o1T5FsZ+snE4miTlvCzGO78Af/4SYd4c74sDMOq0 AwfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521286; x=1767126086; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=fD3TOo20gfVbUTTrRVEjhVDMuAvx6I5y/UndE2JGgIM=; b=Xso8Eq8rW1eQqwqArvYb+lhIYqOzhtYvJ4rbggGGIG6J46nSfHaCFJa+aQkx7/yIIV Vk+c56dNNoTKmL4x4Z0YbxvsljRzwI7zOQncM+7/AnxMfAB/bPJFS1wtsfsOkwGxwUhj 5V3Q4kXVtAFGii9PizC1jIyUdeEq/LvPQA0vAJUQjHZT2exA+zVwTttrGdUss03+vSYt atwmagu2GyBhcdGXpfsjEvy3scrG+VC//ph31zlFzVTduyyuiTyTsfB3Bpn93BvoiAJK VkrlJnVTLx3D2x7tkn5LmuxzLQddamPllgNGdhWdXq5Vt/e81o5nWrqzIqrZkmqiMeAc 4row== X-Forwarded-Encrypted: i=1; AJvYcCXUQmJBZq5fIvFQO2/xswq5RI2WdDUcdUGZL35IoVzKwflOhxRGZLqOJMi/YgNXknNGgqCjrQuE523Yf4s=@vger.kernel.org X-Gm-Message-State: AOJu0YyQ+pxErXA13xNscIR1a8oTQaZwXhz554MAEpw0dloaVdg6fpBD SYPN+/5e7NLxYS+AEze8mPQHDchFihtVSTQfqRk6IhFuWvEuGjsoopHwYdvW4VsrPZg= X-Gm-Gg: AY/fxX5y5HrpubRWIy9jrfMr+PlH6RUgGsheBa0L3CVcmbyuw1hJFd5P/yqQUKiiPKg 7gGTE1IwZydSZDJZOOjfnfuY/HO5+3+vLRspgXFpDpOpdijIErynglrW1AkAYByVuJLPQCI/hM/ rlVgN8/q1XzhePWVOd/LFEpJBZDMSF9/ueTS/G7VhV3r4samgsSGUZFxy6VtoO0b6DmqqJ3aTPT XRYJLxGJeZejUv7OFxd7O1uTmelSLHgYw7HdfaPykCXywZ5z08ZPxJoi8PEFi8SV0xjkA1aQcHo 5tzEbZ8X9TaHRFJkG3MIGI7CtOlQfL1P6eC7GY8riQ7iqEA2F+c6oOWk2VTc/iVtm1xrXcSVcHz LIcXV3sO7nw2j4hR3hvFlUqCb4qTsb06gztGFWsDTNZ3Pc9GbMuokdNpPnUEohh/rLJWT0Yo0fi 5d2rLHXrHnIHnQRhZ4lx59VuM0IzU6we9adzM54Tekxut6RAH0/OUxU9iwGX+rBaJj8cYt0ZWcD kNKPApf8Z2z3NYT4xs= X-Google-Smtp-Source: AGHT+IGKTAqrl4PGe4SFW7qu0192lJdQVYEzpdtaZXHZbcUYB4ioIiqnmVp7I/qce4lXwOMNJA61Eg== X-Received: by 2002:a05:6a20:e293:b0:341:d5f3:f1ac with SMTP id adf61e73a8af0-376a9de5b1fmr15092285637.41.1766521286558; Tue, 23 Dec 2025 12:21:26 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.21.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:21:26 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko , Conor Dooley Subject: [PATCH v3 12/15] dt-bindings: pinctrl: pinctrl-microchip-sgpio: add LAN969x Date: Tue, 23 Dec 2025 21:16:23 +0100 Message-ID: <20251223201921.1332786-13-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document LAN969x compatibles for SGPIO. Signed-off-by: Robert Marko Acked-by: Conor Dooley --- Changes in v3: * Pick Acked-by from Conor .../pinctrl/microchip,sparx5-sgpio.yaml | 20 ++++++++++++++----- 1 file changed, 15 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgp= io.yaml b/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.= yaml index fa47732d7cef..9fbbafcdc063 100644 --- a/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml +++ b/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml @@ -21,10 +21,15 @@ properties: pattern: '^gpio@[0-9a-f]+$' =20 compatible: - enum: - - microchip,sparx5-sgpio - - mscc,ocelot-sgpio - - mscc,luton-sgpio + oneOf: + - enum: + - microchip,sparx5-sgpio + - mscc,ocelot-sgpio + - mscc,luton-sgpio + - items: + - enum: + - microchip,lan9691-sgpio + - const: microchip,sparx5-sgpio =20 '#address-cells': const: 1 @@ -80,7 +85,12 @@ patternProperties: type: object properties: compatible: - const: microchip,sparx5-sgpio-bank + oneOf: + - items: + - enum: + - microchip,lan9691-sgpio-bank + - const: microchip,sparx5-sgpio-bank + - const: microchip,sparx5-sgpio-bank =20 reg: description: | --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f178.google.com (mail-pf1-f178.google.com [209.85.210.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 212AC357A51 for ; Tue, 23 Dec 2025 20:21:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521298; cv=none; b=CGe6B0w6PV+xfN43CIQpnWS7Mtuv6NIuXIP28d9baPtYKDQWUUpFTj2bKJq/BgKJHDrmx2GB7n/zHeB6GSgQti5tgItQK20vfQL9lkK9NzPaLwwuCQ4b5hqdE2jXNyS4LbZZZzax2CdF1FB41wjRxLIKzWbKKDf39NhNS6/ragM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521298; c=relaxed/simple; bh=zNw09kOsPbEJayoOghWFNDJf8HFgX3f+gFhYXhvRe7k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Lg2FxjHQwFb/GmCb8xEMAJnWJs91zKLPm9FaJ4X/lk3TSGtVMF1cf7BdkcEdeUyX6ZYZvwcZj9bOQL2Eb8Pp6RGKJlSfvc5tNijhauGDfzhUE/uCryMTYt5Z8O2sevleAyJ1T+0TArCEaqpeTIV2kI7Lx8IT5Mpa6k9SEOu1LRY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=JF9OwLoN; arc=none smtp.client-ip=209.85.210.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="JF9OwLoN" Received: by mail-pf1-f178.google.com with SMTP id d2e1a72fcca58-7f89d0b37f0so3191472b3a.0 for ; Tue, 23 Dec 2025 12:21:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521295; x=1767126095; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=b/34UGaq9v643aeXJRAvLRyUNbZhdcO0qFb5NQcEAoQ=; b=JF9OwLoNgZj39UBuVYkBW1vr8oqebpA8m+UMOLa6e+j5vQmMpMbQxVrv+m2RO4NyA6 M2vgQrq57Hz9vhzM+FsLY3J4Op78QU48XgH6ScMvNvgwd7vaMfaaF8WCK6KzkHjpjxlL 5wVqzVlGKfoGIJ8NV4Y5FTbJqbsRa3eVZNb7IxFzAeQuMn1IeWar70I7Mi4G53uqr7k2 J/O8J7o1QzN8wse844NI9zMhJUAbaplKNIS8vTHTWL/0CEXaMkq2gyRcEAjxGtjR9cG3 Kmpauff9/e7t1odIodG69tV15yr9Cl7d2Kyxyk3+kw46ari1PBHssYoLCfEBG5G2sS3P 2zVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521295; x=1767126095; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=b/34UGaq9v643aeXJRAvLRyUNbZhdcO0qFb5NQcEAoQ=; b=SZy0sJ1hzGuGRs9HEQkhlF58njX/uKFdYmdgJ8qR+ZAmn5IxAb0aomsHMH7zvoQwIA IuvwVTiSSXKfMTezthc+jaC7SMYWy6zHt7PHUsIdeJH8rWjmZLJ6Uy/isS4Lyk6QqzPN QVfBoUb/Mw1EFROFZM+WrrGz62fLPt1O5UdWnuG8PhZHkCKPAWRo0IMQF03Tx9vE+Pdb Auy64jRrqnpMSPXUg8cD5zszAW5e934iQNU4QCq4QUGZ8DjcZ64ov1zKh7Cs6cB1KjL/ iX21TgKReYLVHXrbZ/iUEmPgezPeXNj0nLKhijty1Km5tvdujgjK/1k0sNFCC0ipKjCL JKXQ== X-Forwarded-Encrypted: i=1; AJvYcCXGqreUj82zTD+WLsUZ4JIFV0QFuiDrTKFQOlC0m7UThU6c5pIBNoapBhM5EDoK7UeavURpRYt3S8evDQE=@vger.kernel.org X-Gm-Message-State: AOJu0Yw8nrhMWBM5+qx/G+BfUm6rFErIL/EpylzDYpn82ZHhQe+/j1Xh 6vcezFogkCWtiBpk+IGrvFkCjZRR1JPHBgbYIdDZbnVqjaXufSOLgwY1TrnV/uSNfos= X-Gm-Gg: AY/fxX4ro+jF76lXpeRczVcWuE8BhEnsSOT9oV0ElWXXrmyFn9eJ1KWUQI7I2uUrhTv Prf9tIOIOr9HCiPYYw/ZMy9Cq73iNX4pa/vqgYNLu0rC2pKXSbZThpdnapNZCCP/BruVRobCuGx GuJnGXHd0uZpJ2sDyGyOgJpA0RkintaTaY7V/lzqBxGFbIUU1JKuW5MpVSgXpWO63PS0Kln7h1+ 6Dwt+03HLdot6jKH+jUfhZafSrj6/aGB+xFVdwMyprbZWpOqchJhsXvzga+7XEtDYY+/DUwuytG GS68j7JTnOX+aBsI8LCaeiNoMKQt2tkrPoa6fHKojKgq5rICoLr/UVBQ/3SJymBPr3DqYAdYeiD k6GoK/K2prt9ozWvVpRaQ2w2KHGMYzXoC+wC/a92768uz0tkkZ2BHtqyGQB8Hqd3QchQYG2Bbpt pOhlAEV84r1rHy4NkvIdBCgtEzfJ986+IBNAYf46O0qZpeuu+f9/kyqkFp0VkfB7hZ/hNEgSNBI Nr14IlZ X-Google-Smtp-Source: AGHT+IHY0m09nca4Q/lHbIjIbuLUY5r6HHs1AvytLbt9got8IPd3a372zufvhk6XltMBE/aPL3R0mA== X-Received: by 2002:a05:6a20:939e:b0:35d:3533:3dd2 with SMTP id adf61e73a8af0-3769a4552ebmr15017436637.0.1766521295318; Tue, 23 Dec 2025 12:21:35 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.21.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:21:34 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v3 13/15] arm64: dts: microchip: add LAN969x support Date: Tue, 23 Dec 2025 21:16:24 +0100 Message-ID: <20251223201921.1332786-14-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for Microchip LAN969x switch SoC series by adding the SoC DTSI. Signed-off-by: Robert Marko --- Changes in v2: * Rename to lan9691 * Split SoC DTSI and evaluation board commits * Use SoC specific compatibles for devices * Alphanumerically sort remaining nodes * Apply DTS coding style arch/arm64/boot/dts/microchip/lan9691.dtsi | 487 +++++++++++++++++++++ 1 file changed, 487 insertions(+) create mode 100644 arch/arm64/boot/dts/microchip/lan9691.dtsi diff --git a/arch/arm64/boot/dts/microchip/lan9691.dtsi b/arch/arm64/boot/d= ts/microchip/lan9691.dtsi new file mode 100644 index 000000000000..afe8c59ee79d --- /dev/null +++ b/arch/arm64/boot/dts/microchip/lan9691.dtsi @@ -0,0 +1,487 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) +/* + * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries. + */ + +#include +#include +#include +#include +#include + +/ { + #address-cells =3D <1>; + #size-cells =3D <1>; + + model =3D "Microchip LAN969x"; + compatible =3D "microchip,lan9691"; + interrupt-parent =3D <&gic>; + + clocks { + fx100_clk: fx100-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <320000000>; + }; + + cpu_clk: cpu-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <1000000000>; + }; + + ddr_clk: ddr-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <600000000>; + }; + + fabric_clk: fabric-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <250000000>; + }; + }; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a53"; + device_type =3D "cpu"; + reg =3D <0x0 0x0>; + next-level-cache =3D <&l2_0>; + }; + + l2_0: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + }; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + pmu { + compatible =3D "arm,cortex-a53-pmu"; + interrupts =3D ; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , /* Secure Phys IRQ */ + , /* Non-secure Phys IRQ */ + , /* Virt IRQ */ + ; /* Hyp IRQ */ + }; + + axi: axi { + compatible =3D "simple-bus"; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + usb: usb@300000 { + compatible =3D "microchip,lan9691-dwc3", "snps,dwc3"; + reg =3D <0x300000 0x80000>; + interrupts =3D ; + clocks =3D <&clks GCK_GATE_USB_DRD>, + <&clks GCK_ID_USB_REFCLK>; + clock-names =3D "bus_early", "ref"; + assigned-clocks =3D <&clks GCK_ID_USB_REFCLK>; + assigned-clock-rates =3D <60000000>; + maximum-speed =3D "high-speed"; + dr_mode =3D "host"; + status =3D "disabled"; + }; + + flx0: flexcom@e0040000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0040000 0x100>; + ranges =3D <0x0 0xe0040000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart0: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi0: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c0: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + flx1: flexcom@e0044000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0044000 0x100>; + ranges =3D <0x0 0xe0044000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM1>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart1: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi1: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c1: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(3)>, + <&dma AT91_XDMAC_DT_PERID(2)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + trng: rng@e0048000 { + compatible =3D "microchip,lan9691-trng", "atmel,at91sam9g45-trng"; + reg =3D <0xe0048000 0x100>; + clocks =3D <&fabric_clk>; + status =3D "disabled"; + }; + + aes: crypto@e004c000 { + compatible =3D "microchip,lan9691-aes", "atmel,at91sam9g46-aes"; + reg =3D <0xe004c000 0x100>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(12)>, + <&dma AT91_XDMAC_DT_PERID(13)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "aes_clk"; + status =3D "disabled"; + }; + + flx2: flexcom@e0060000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0060000 0x100>; + ranges =3D <0x0 0xe0060000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM2>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart2: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi2: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c2: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(7)>, + <&dma AT91_XDMAC_DT_PERID(6)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + flx3: flexcom@e0064000 { + compatible =3D "microchip,lan9691-flexcom", "atmel,sama5d2-flexcom"; + reg =3D <0xe0064000 0x100>; + ranges =3D <0x0 0xe0064000 0x800>; + clocks =3D <&clks GCK_ID_FLEXCOM3>; + #address-cells =3D <1>; + #size-cells =3D <1>; + status =3D "disabled"; + + usart3: serial@200 { + compatible =3D "microchip,lan9691-usart", "atmel,at91sam9260-usart"; + reg =3D <0x200 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "usart"; + atmel,fifo-size =3D <32>; + atmel,usart-mode =3D ; + status =3D "disabled"; + }; + + spi3: spi@400 { + compatible =3D "microchip,lan9691-spi", "atmel,at91rm9200-spi"; + reg =3D <0x400 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + clock-names =3D "spi_clk"; + #address-cells =3D <1>; + #size-cells =3D <0>; + atmel,fifo-size =3D <32>; + status =3D "disabled"; + }; + + i2c3: i2c@600 { + compatible =3D "microchip,lan9691-i2c", "microchip,sam9x60-i2c"; + reg =3D <0x600 0x200>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(9)>, + <&dma AT91_XDMAC_DT_PERID(8)>; + dma-names =3D "tx", "rx"; + clocks =3D <&fabric_clk>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + }; + + dma: dma-controller@e0068000 { + compatible =3D "microchip,lan9691-dma", "microchip,sama7g5-dma"; + reg =3D <0xe0068000 0x1000>; + interrupts =3D ; + dma-channels =3D <16>; + #dma-cells =3D <1>; + clocks =3D <&fabric_clk>; + clock-names =3D "dma_clk"; + }; + + sha: crypto@e006c000 { + compatible =3D "microchip,lan9691-sha", "atmel,at91sam9g46-sha"; + reg =3D <0xe006c000 0xec>; + interrupts =3D ; + dmas =3D <&dma AT91_XDMAC_DT_PERID(14)>; + dma-names =3D "tx"; + clocks =3D <&fabric_clk>; + clock-names =3D "sha_clk"; + status =3D "disabled"; + }; + + timer: timer@e008c000 { + compatible =3D "snps,dw-apb-timer"; + reg =3D <0xe008c000 0x400>; + clocks =3D <&fabric_clk>; + clock-names =3D "timer"; + interrupts =3D ; + status =3D "disabled"; + }; + + watchdog: watchdog@e0090000 { + compatible =3D "snps,dw-wdt"; + reg =3D <0xe0090000 0x1000>; + interrupts =3D ; + clocks =3D <&fabric_clk>; + }; + + cpu_ctrl: syscon@e00c0000 { + compatible =3D "microchip,lan966x-cpu-syscon", "syscon"; + reg =3D <0xe00c0000 0x350>; + }; + + switch: switch@e00c0000 { + compatible =3D "microchip,lan9691-switch"; + reg =3D <0xe00c0000 0x0010000>, + <0xe2010000 0x1410000>; + reg-names =3D "cpu", "devices"; + interrupt-names =3D "xtr", "fdma", "ptp"; + interrupts =3D , + , + ; + resets =3D <&reset 0>; + reset-names =3D "switch"; + status =3D "disabled"; + }; + + clks: clock-controller@e00c00b4 { + compatible =3D "microchip,lan9691-gck"; + reg =3D <0xe00c00b4 0x30>, <0xe00c0308 0x4>; + #clock-cells =3D <1>; + clocks =3D <&cpu_clk>, <&ddr_clk>, <&fx100_clk>; + clock-names =3D "cpu", "ddr", "sys"; + }; + + reset: reset-controller@e201000c { + compatible =3D "microchip,lan9691-switch-reset", + "microchip,lan966x-switch-reset"; + reg =3D <0xe201000c 0x4>; + reg-names =3D "gcb"; + #reset-cells =3D <1>; + cpu-syscon =3D <&cpu_ctrl>; + }; + + gpio: pinctrl@e20100d4 { + compatible =3D "microchip,lan9691-pinctrl"; + reg =3D <0xe20100d4 0xd4>, + <0xe2010370 0xa8>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&gpio 0 0 66>; + interrupt-controller; + interrupts =3D ; + #interrupt-cells =3D <2>; + }; + + mdio0: mdio@e20101a8 { + compatible =3D "microchip,lan9691-miim", "mscc,ocelot-miim"; + reg =3D <0xe20101a8 0x24>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&fx100_clk>; + status =3D "disabled"; + }; + + mdio1: mdio@e20101cc { + compatible =3D "microchip,lan9691-miim", "mscc,ocelot-miim"; + reg =3D <0xe20101cc 0x24>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&fx100_clk>; + status =3D "disabled"; + }; + + sgpio: gpio@e2010230 { + compatible =3D "microchip,lan9691-sgpio", "microchip,sparx5-sgpio"; + reg =3D <0xe2010230 0x118>; + clocks =3D <&fx100_clk>; + resets =3D <&reset 0>; + reset-names =3D "switch"; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + + sgpio_in: gpio@0 { + compatible =3D "microchip,lan9691-sgpio-bank", + "microchip,sparx5-sgpio-bank"; + reg =3D <0>; + gpio-controller; + #gpio-cells =3D <3>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <3>; + }; + + sgpio_out: gpio@1 { + compatible =3D "microchip,lan9691-sgpio-bank", + "microchip,sparx5-sgpio-bank"; + reg =3D <1>; + gpio-controller; + #gpio-cells =3D <3>; + }; + }; + + tmon: hwmon@e2020100 { + compatible =3D "microchip,lan9691-temp", "microchip,sparx5-temp"; + reg =3D <0xe2020100 0xc>; + clocks =3D <&fx100_clk>; + #thermal-sensor-cells =3D <0>; + }; + + serdes: serdes@e3410000 { + compatible =3D "microchip,lan9691-serdes"; + reg =3D <0xe3410000 0x150000>; + #phy-cells =3D <1>; + clocks =3D <&fabric_clk>; + }; + + gic: interrupt-controller@e8c11000 { + compatible =3D "arm,gic-400"; + reg =3D <0xe8c11000 0x1000>, /* Distributor GICD_ */ + <0xe8c12000 0x2000>, /* CPU interface GICC_ */ + <0xe8c14000 0x2000>, /* Virt interface control */ + <0xe8c16000 0x2000>; /* Virt CPU interface */ + #interrupt-cells =3D <3>; + interrupt-controller; + interrupts =3D ; + }; + }; +}; --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f193.google.com (mail-pf1-f193.google.com [209.85.210.193]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8ECB03590A7 for ; Tue, 23 Dec 2025 20:21:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.193 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521306; cv=none; b=fDAH/Fp/ARJQ+RFlb31rdgt0nWW49RQ3GaPre4cfjadJ1kzWGvw36cACIGfoI6iVfBWgzzWcr8V0oliH26p8AKlXTl778H5hQpbAoJO6BR+YJTafgamNYsyPlKDp8mWvA/ULJ+UJoMb6pQoGdbIn9REBIkILG+SC7kSN16iPP4Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521306; c=relaxed/simple; bh=XoF0Eovrxm1txLTrLfP7MB7ayo4/Y25gdep/95xkk5Y=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FU2IzPNR7ZbDuTKXj6cy1fZtBDxHHe2JJySBYfBndPzdyp646QjELWbhL2nTCuvV62ixUW3Oj1Q7myRqAQlIdqDZPkLHzdYQhdw7aYd61H207ZlPxPskonenMryRDY0+pXemudZ4VDdMghafuQ6YQKBEk/xKnSetgkbtEKqpdDQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=tqNu0iNX; arc=none smtp.client-ip=209.85.210.193 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="tqNu0iNX" Received: by mail-pf1-f193.google.com with SMTP id d2e1a72fcca58-7fc0c1d45a4so4886718b3a.0 for ; Tue, 23 Dec 2025 12:21:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521304; x=1767126104; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qfMU7MT4/V4GUajmsYnn75DFErJTnupop06HbanZvHw=; b=tqNu0iNX/T8f4ZQ0j/Yobjqpzb43xMAQ24m5BfCOWvdzq3IHmLjeqTBOAgIiE7d5S2 N5fBPe5y3gl9uLYGhAi4647HW/5fN5LATqcvMhv8qLSObvDo519o4bPtPTd0HcrOtJNL +yrIM8SMF0AMAun4zHRZJCoFTQvESD1JZ71NTG7XBB+JBmw6GT/ko8ZiqfMcvI7AT3/T fYOEil8UzahtCc/HfhugBjuEHq4Pcujmr1Visr30t0FPiD0JQG5z8cnjJpuD0T4CGuh4 AzOo/BgdB+0KcAyjo3REQrPASQFRboUdXtpZEUsvwTEelTK2a6yQ1+FXxnZACDRLKtDD LFgg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521304; x=1767126104; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=qfMU7MT4/V4GUajmsYnn75DFErJTnupop06HbanZvHw=; b=P2oDuT4Mj82WOy0NpaQ39MHtxuoXcIfRIkYuppKe7EGvwN8I1kUO6AAVp3wXot/h8X UcpQbXnuOWxOFJuX5py+xpPghkM4Rk4xIvGECS1VtieAyk6bs3ukg2voEG8o5XIbuRd/ Rg3z/+3pkDGEcN7MeFkDg9O6GKcjRAzvzzKbMKDbLnxGSow4dH7OVYCuR5CtasdJcb1v xWCfn6jUWhQH0ZAZggnLsa1SzM3DnBjVX43aV8ohrDxJXmCfOhUtm/qs/sJBbAM0t/n2 gSV16jFZZ8PzNz0wZVPOQmQxgk/Z/TK7PgWfMw2nYRlibd21n4ZqIelZ3nqeZfbSqgwX jPdw== X-Forwarded-Encrypted: i=1; AJvYcCUdJfau7JpDFpK9S8Un6wgg6yAgvQau0erpyVG3LqhhFy7LL8EQiQslu7BNAtyboZ8bcEUlyMKeUun5Qt0=@vger.kernel.org X-Gm-Message-State: AOJu0YwY4OsmcPNBLN9WHbgsFm0WreZTJZMkHmc00T2qNeoZpM0G5AqB GS8mOSaOyH4n0G58KpnOqUA0O8K8xIpLp9VogIwr15N/cGJszQw0j6xZ1fHBvIXUTEI= X-Gm-Gg: AY/fxX7//vhDpDPsuI5C3vOy6HSSqkGgG2RHYjw3SKgQ7+Y+XghgF7epp4UQzKZa1nZ OUcd+stzR248TVyR8uv4CIcb85vqt9JWlLJhR+31K2kLGRnh7EAAx8th02QMWyjjo2EnJyYuqGH j6rxUxNy+ccxufFCMyC6Yfn7Uxa7EDww+9SLL0V7xWF8Ux3PjA0rtmHSGdH1/mfLn8F9eJd8bwU U4wDsJkSL85fm52FwjdLqvy1+2aFloADksJJm6f8m1G15+yVo5ANmviggGT85Fag+K6kYi0JkDn kAkPHk1mJdYEaj+plsQHhT2YuGGWwZVy6JUwYbfFyP9vI+kjcWCD7YewTiZGbYZXZRDBKp9k13/ 91ZwrD/hJS48RglxmZZhitebhMDDmdmQ7pGRQF3Yzo14DcA2MTl6yQqsCp0TYn5+xLMC1FR3589 dxV4loRoEKM7Xl3kV8Gdf1IAQhDCIvpnd3HVxzqRCoB4ScGGFtzFQtEvSFz93ROesUfi316TwGS UUacayY X-Google-Smtp-Source: AGHT+IFrLV1OA+vGIt1Qeh3SInjG9m4lWsVJ7UMsa9ff7itN29HXneV9Wlv0pR5HcnrOBgJnEjlG2A== X-Received: by 2002:a05:6a20:9392:b0:364:14f3:22a7 with SMTP id adf61e73a8af0-376a9de5935mr12020799637.42.1766521304022; Tue, 23 Dec 2025 12:21:44 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.21.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:21:43 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v3 14/15] dt-bindings: arm: AT91: document EV23X71A board Date: Tue, 23 Dec 2025 21:16:25 +0100 Message-ID: <20251223201921.1332786-15-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Microchip EV23X71A board is an LAN9696 based evaluation board. Signed-off-by: Robert Marko --- Documentation/devicetree/bindings/arm/atmel-at91.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/atmel-at91.yaml b/Docume= ntation/devicetree/bindings/arm/atmel-at91.yaml index 3a34b7a2e8d4..b0065e2f3713 100644 --- a/Documentation/devicetree/bindings/arm/atmel-at91.yaml +++ b/Documentation/devicetree/bindings/arm/atmel-at91.yaml @@ -241,6 +241,12 @@ properties: - const: microchip,lan9668 - const: microchip,lan966 =20 + - description: Microchip LAN9696 EV23X71A Evaluation Board + items: + - const: microchip,ev23x71a + - const: microchip,lan9696 + - const: microchip,lan9691 + - description: Kontron KSwitch D10 MMT series items: - enum: --=20 2.52.0 From nobody Mon Feb 9 11:50:39 2026 Received: from mail-pf1-f171.google.com (mail-pf1-f171.google.com [209.85.210.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8EC48359FB5 for ; Tue, 23 Dec 2025 20:21:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521316; cv=none; b=Voxuq+j5iaEci8UziXI4Aw2XAkM+JNbne/oepVIgBDOiEIoduiux3FlQBPoC3953kHkXk54uDs2VmVlSF5RynynlwiGluKcZ2VJK+O9MyKy7x6TcgsSHek3+ZTp+eBSlUY5cUZyAp+sKgd6f6GWcSSwCIjBAptnzJmE1KojJLo0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766521316; c=relaxed/simple; bh=mlFnmlaUzPjU4vJlQ+AT4Cwx7NsbLl4m+5vs+lqei2I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nfsOS8sF46r7vHafD/nIGHiiYrvdxQ9uYvqxk2R5zxAnHCJKJQYIJgPkstQVpg+eNKE0swiisTtz2MJ+OKhLmUCIFckCF5N2nMoVjCi4LyYWUzgEByzg/hEDqiu2r2f3qVAmH2sMOQpy3PgOXJ4Y3aRwQuUmOP/525I3pl4oDy4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr; spf=pass smtp.mailfrom=sartura.hr; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b=zBrQPJfe; arc=none smtp.client-ip=209.85.210.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sartura.hr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sartura.hr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sartura.hr header.i=@sartura.hr header.b="zBrQPJfe" Received: by mail-pf1-f171.google.com with SMTP id d2e1a72fcca58-7f216280242so1958579b3a.1 for ; Tue, 23 Dec 2025 12:21:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura.hr; s=sartura; t=1766521313; x=1767126113; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OOoWnK0gf2o6iG3x9q5l/DfQ9p+Pp5dHWYttnlxZz9g=; b=zBrQPJfe12OfCq1WHO44PD35DFOx6z3XZoZri53UoZcmEFqhczyAh8mRIVQdvMmzqm cqNlGp2xGTXMK4xw5co6CSI7+MCeOv5GBSWbs0l0l894Ihe3/kj7sq08Kuqh2jCNiLgu /EK2kF5TOYIONG/VwFqBTBjLf9DV5jY6ZJ1iAMiz+XywxA25USFpYlBCx0XECkN3r3f6 2k7GUPy379dWsuXBQlJhuhO+iVtOWW/V4NHGwnhbIMp7xtO29eXZhBiFiC+HdJmKuFE7 YfSnYQ13i/3nzNEcHqPR60fWvECXoftYrXto3bAROZspKQqewysOsnx578mtHD7sToc8 I5EA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766521313; x=1767126113; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=OOoWnK0gf2o6iG3x9q5l/DfQ9p+Pp5dHWYttnlxZz9g=; b=dPm/H4qqzXd2BcL091UZl0lSsO4NL2rJohr/IGnQQeTeo6t96pL/xEHFcrPX+qZNnm cBtO7uZ+0SMbvlsbU8MlDAMIm2+rNrPEPsCml0lZBjknDuD2GcbryMKjmAGww0K/ogyB Mi1JXN4iBXxVhENenHU0p1YmcXnNakNl2HysGwGF5Ix7mU1jTHCixBmSMqfgkOFe80Hu FFB42K61xvlyN5YG7It7GxVeJwiSx/3KyX7aiIOd9tXbUG6ktyvIrIyQ38JUOkajJsId K8oCKrrbxhDXKkPr72QNpLmtS9gmkfZqjauVLN7kTEd8oUMPb9IHXQuPutIcaTT6UoYQ XiNA== X-Forwarded-Encrypted: i=1; AJvYcCVPyN3H3L+5IsjFWTW1zeaJHGHgO2j4R/XAk3clc80Ns9o2o6wwoEOvbQfRtJvTDA4dTFwwod9f46GJMu8=@vger.kernel.org X-Gm-Message-State: AOJu0YzEmXVP4Ze4O3WEw6OdhDMnkg+3FwJGFeVFkktDUwMf8kFDhoyQ 5F+oTvCXZRsFJmKpIRUOYuRljgclg+Ma/aJLIk/sMZQsH6IZmzoLcW5EQ2lCk7KRP5o= X-Gm-Gg: AY/fxX7gdWkfRVvannfBVsoC1/gAhFq8om64I1sEgB88hXPdAhEj9hBDLZR6NLP7jbC rfStQcsndxRoFmgFDpC0/u8+pBQh4E5HNC0pkCXIXFg6p6ESaQZGbFG8RgrrO5q7rqeH+mLwZRu WQ0F8ijGVzyytw6BnBX6KZNDzG7CjGDGUi8zq2qJK4y47JjtkjTYszWV0rG3OplNoWPbrPfOZD+ TEyhJkprymZamnfZYhvZW7sB7zQ78+Wr0bKdHLHd/HawvPQBcWv3EblofclOOgdWPSkAguZq/z3 eAHKh7mKCGossr61ei9R6HzZsrPg+4e0hJeAhR6R2EnlsMAjtgEiYZRpkSsb72ATWDaVSN8EWPT VQX1q8OU7TyTxO3o5mm5l4CmIJMuwFopDuy3jPHub97Kva/3MwSy7PWr0pc77jLd3/wGL/6f2my A3wFSsaEWookfbAvWl9nDjb64GbIDsCilfq+QINExCg/IVAWCOjSQBuDlKblkd7IyVsRpQyEDnW Q07sZZX X-Google-Smtp-Source: AGHT+IF4V44eMfw9lW/nTVt3lc7E8IAyyFwXFzPqzG1x8JEQuNgrQFhuWoFlYOlAXic0m8UdzgYkcQ== X-Received: by 2002:a05:6a20:748e:b0:341:2c7b:ed13 with SMTP id adf61e73a8af0-3769d4ba0bemr15547677637.5.1766521312725; Tue, 23 Dec 2025 12:21:52 -0800 (PST) Received: from fedora (dh207-15-53.xnet.hr. [88.207.15.53]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c1e7cbfa619sm12567549a12.36.2025.12.23.12.21.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 12:21:52 -0800 (PST) From: Robert Marko To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, claudiu.beznea@tuxon.dev, herbert@gondor.apana.org.au, davem@davemloft.net, vkoul@kernel.org, andi.shyti@kernel.org, lee@kernel.org, andrew+netdev@lunn.ch, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, linusw@kernel.org, Steen.Hegelund@microchip.com, daniel.machon@microchip.com, UNGLinuxDriver@microchip.com, olivia@selenic.com, radu_nicolae.pirea@upb.ro, richard.genoud@bootlin.com, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, lars.povlsen@microchip.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-serial@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Cc: luka.perkov@sartura.hr, Robert Marko Subject: [PATCH v3 15/15] arm64: dts: microchip: add EV23X71A board Date: Tue, 23 Dec 2025 21:16:26 +0100 Message-ID: <20251223201921.1332786-16-robert.marko@sartura.hr> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251223201921.1332786-1-robert.marko@sartura.hr> References: <20251223201921.1332786-1-robert.marko@sartura.hr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Microchip EV23X71A is an LAN9696 based evaluation board. Signed-off-by: Robert Marko --- Changes in v2: * Split from SoC DTSI commit * Apply DTS coding style * Enclose array in i2c-mux * Alphanumericaly sort nodes * Change management port mode to RGMII-ID=20 arch/arm64/boot/dts/microchip/Makefile | 1 + .../boot/dts/microchip/lan9696-ev23x71a.dts | 757 ++++++++++++++++++ 2 files changed, 758 insertions(+) create mode 100644 arch/arm64/boot/dts/microchip/lan9696-ev23x71a.dts diff --git a/arch/arm64/boot/dts/microchip/Makefile b/arch/arm64/boot/dts/m= icrochip/Makefile index c6e0313eea0f..09d16fc1ce9a 100644 --- a/arch/arm64/boot/dts/microchip/Makefile +++ b/arch/arm64/boot/dts/microchip/Makefile @@ -1,4 +1,5 @@ # SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_LAN969X) +=3D lan9696-ev23x71a.dtb dtb-$(CONFIG_ARCH_SPARX5) +=3D sparx5_pcb125.dtb dtb-$(CONFIG_ARCH_SPARX5) +=3D sparx5_pcb134.dtb sparx5_pcb134_emmc.dtb dtb-$(CONFIG_ARCH_SPARX5) +=3D sparx5_pcb135.dtb sparx5_pcb135_emmc.dtb diff --git a/arch/arm64/boot/dts/microchip/lan9696-ev23x71a.dts b/arch/arm6= 4/boot/dts/microchip/lan9696-ev23x71a.dts new file mode 100644 index 000000000000..435df455b078 --- /dev/null +++ b/arch/arm64/boot/dts/microchip/lan9696-ev23x71a.dts @@ -0,0 +1,757 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) +/* + * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries. + */ + +/dts-v1/; + +#include +#include +#include "lan9691.dtsi" + +/ { + model =3D "Microchip EV23X71A"; + compatible =3D "microchip,ev23x71a", "microchip,lan9696", "microchip,lan9= 691"; + + aliases { + serial0 =3D &usart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + gpio-restart { + compatible =3D "gpio-restart"; + gpios =3D <&gpio 60 GPIO_ACTIVE_LOW>; + open-source; + priority =3D <200>; + }; + + i2c-mux { + compatible =3D "i2c-mux-gpio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + i2c-parent =3D <&i2c3>; + idle-state =3D <0x8>; + mux-gpios =3D <&sgpio_out 0 1 GPIO_ACTIVE_HIGH>, + <&sgpio_out 0 2 GPIO_ACTIVE_HIGH>, + <&sgpio_out 0 3 GPIO_ACTIVE_HIGH>; + settle-time-us =3D <100>; + + i2c_sfp0: i2c@0 { + reg =3D <0x0>; + }; + + i2c_sfp1: i2c@1 { + reg =3D <0x1>; + }; + + i2c_sfp2: i2c@2 { + reg =3D <0x2>; + }; + + i2c_sfp3: i2c@3 { + reg =3D <0x3>; + }; + + i2c_poe: i2c@7 { + reg =3D <0x7>; + }; + }; + + leds { + compatible =3D "gpio-leds"; + + led-status { + color =3D ; + function =3D LED_FUNCTION_STATUS; + gpios =3D <&gpio 61 GPIO_ACTIVE_LOW>; + }; + + led-sfp1-green { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <0>; + gpios =3D <&sgpio_out 6 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp1-yellow { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <0>; + gpios =3D <&sgpio_out 6 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp2-green { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <1>; + gpios =3D <&sgpio_out 7 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp2-yellow { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <1>; + gpios =3D <&sgpio_out 7 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp3-green { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <2>; + gpios =3D <&sgpio_out 8 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp3-yellow { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <2>; + gpios =3D <&sgpio_out 8 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp4-green { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <3>; + gpios =3D <&sgpio_out 9 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-sfp4-yellow { + color =3D ; + function =3D LED_FUNCTION_LAN; + function-enumerator =3D <3>; + gpios =3D <&sgpio_out 9 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + }; + + mux-controller { + compatible =3D "gpio-mux"; + #mux-control-cells =3D <0>; + mux-gpios =3D <&sgpio_out 1 2 GPIO_ACTIVE_LOW>, + <&sgpio_out 1 3 GPIO_ACTIVE_LOW>; + }; + + sfp0: sfp0 { + compatible =3D "sff,sfp"; + i2c-bus =3D <&i2c_sfp0>; + tx-disable-gpios =3D <&sgpio_out 6 2 GPIO_ACTIVE_HIGH>; + los-gpios =3D <&sgpio_in 6 0 GPIO_ACTIVE_HIGH>; + mod-def0-gpios =3D <&sgpio_in 6 1 GPIO_ACTIVE_LOW>; + tx-fault-gpios =3D <&sgpio_in 6 2 GPIO_ACTIVE_HIGH>; + }; + + sfp1: sfp1 { + compatible =3D "sff,sfp"; + i2c-bus =3D <&i2c_sfp1>; + tx-disable-gpios =3D <&sgpio_out 7 2 GPIO_ACTIVE_HIGH>; + los-gpios =3D <&sgpio_in 7 0 GPIO_ACTIVE_HIGH>; + mod-def0-gpios =3D <&sgpio_in 7 1 GPIO_ACTIVE_LOW>; + tx-fault-gpios =3D <&sgpio_in 7 2 GPIO_ACTIVE_HIGH>; + }; + + sfp2: sfp2 { + compatible =3D "sff,sfp"; + i2c-bus =3D <&i2c_sfp2>; + tx-disable-gpios =3D <&sgpio_out 8 2 GPIO_ACTIVE_HIGH>; + los-gpios =3D <&sgpio_in 8 0 GPIO_ACTIVE_HIGH>; + mod-def0-gpios =3D <&sgpio_in 8 1 GPIO_ACTIVE_LOW>; + tx-fault-gpios =3D <&sgpio_in 8 2 GPIO_ACTIVE_HIGH>; + }; + + sfp3: sfp3 { + compatible =3D "sff,sfp"; + i2c-bus =3D <&i2c_sfp3>; + tx-disable-gpios =3D <&sgpio_out 9 2 GPIO_ACTIVE_HIGH>; + los-gpios =3D <&sgpio_in 9 0 GPIO_ACTIVE_HIGH>; + mod-def0-gpios =3D <&sgpio_in 9 1 GPIO_ACTIVE_LOW>; + tx-fault-gpios =3D <&sgpio_in 9 2 GPIO_ACTIVE_HIGH>; + }; +}; + +&gpio { + emmc_sd_pins: emmc-sd-pins { + /* eMMC_SD - CMD, CLK, D0, D1, D2, D3, D4, D5, D6, D7, RSTN */ + pins =3D "GPIO_14", "GPIO_15", "GPIO_16", "GPIO_17", + "GPIO_18", "GPIO_19", "GPIO_20", "GPIO_21", + "GPIO_22", "GPIO_23", "GPIO_24"; + function =3D "emmc_sd"; + }; + + fan_pins: fan-pins { + pins =3D "GPIO_25", "GPIO_26"; + function =3D "fan"; + }; + + fc0_pins: fc0-pins { + pins =3D "GPIO_3", "GPIO_4"; + function =3D "fc"; + }; + + fc2_pins: fc2-pins { + pins =3D "GPIO_64", "GPIO_65", "GPIO_66"; + function =3D "fc"; + }; + + fc3_pins: fc3-pins { + pins =3D "GPIO_55", "GPIO_56"; + function =3D "fc"; + }; + + mdio_pins: mdio-pins { + pins =3D "GPIO_9", "GPIO_10"; + function =3D "miim"; + }; + + mdio_irq_pins: mdio-irq-pins { + pins =3D "GPIO_11"; + function =3D "miim_irq"; + }; + + sgpio_pins: sgpio-pins { + /* SCK, D0, D1, LD */ + pins =3D "GPIO_5", "GPIO_6", "GPIO_7", "GPIO_8"; + function =3D "sgpio_a"; + }; + + usb_ulpi_pins: usb-ulpi-pins { + pins =3D "GPIO_30", "GPIO_31", "GPIO_32", "GPIO_33", + "GPIO_34", "GPIO_35", "GPIO_36", "GPIO_37", + "GPIO_38", "GPIO_39", "GPIO_40", "GPIO_41"; + function =3D "usb_ulpi"; + }; + + usb_rst_pins: usb-rst-pins { + pins =3D "GPIO_12"; + function =3D "usb2phy_rst"; + }; + + usb_over_pins: usb-over-pins { + pins =3D "GPIO_13"; + function =3D "usb_over_detect"; + }; + + usb_power_pins: usb-power-pins { + pins =3D "GPIO_1"; + function =3D "usb_power"; + }; + + ptp_out_pins: ptp-out-pins { + pins =3D "GPIO_58"; + function =3D "ptpsync_4"; + }; + + ptp_ext_pins: ptp-ext-pins { + pins =3D "GPIO_59"; + function =3D "ptpsync_5"; + }; +}; + +&flx0 { + atmel,flexcom-mode =3D ; + status =3D "okay"; +}; + +&flx2 { + atmel,flexcom-mode =3D ; + status =3D "okay"; +}; + +&flx3 { + atmel,flexcom-mode =3D ; + status =3D "okay"; +}; + +&i2c3 { + pinctrl-0 =3D <&fc3_pins>; + pinctrl-names =3D "default"; + i2c-analog-filter; + i2c-digital-filter; + i2c-digital-filter-width-ns =3D <35>; + i2c-sda-hold-time-ns =3D <1500>; + status =3D "okay"; +}; + +&mdio0 { + pinctrl-0 =3D <&mdio_pins>, <&mdio_irq_pins>; + pinctrl-names =3D "default"; + reset-gpios =3D <&gpio 62 GPIO_ACTIVE_LOW>; + status =3D "okay"; + + phy3: phy@3 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <3>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy4: phy@4 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <4>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy5: phy@5 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <5>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy6: phy@6 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <6>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy7: phy@7 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <7>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy8: phy@8 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <8>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy9: phy@9 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <9>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy10: phy@10 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <10>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy11: phy@11 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <11>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy12: phy@12 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <12>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy13: phy@13 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <13>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy14: phy@14 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <14>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy15: phy@15 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <15>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy16: phy@16 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <16>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy17: phy@17 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <17>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy18: phy@18 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <18>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy19: phy@19 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <19>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy20: phy@20 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <20>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy21: phy@21 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <21>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy22: phy@22 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <22>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy23: phy@23 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <23>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy24: phy@24 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <24>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy25: phy@25 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <25>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy26: phy@26 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <26>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; + + phy27: phy@27 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <27>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&gpio>; + }; +}; + +&serdes { + status =3D "okay"; +}; + +&sgpio { + pinctrl-0 =3D <&sgpio_pins>; + pinctrl-names =3D "default"; + microchip,sgpio-port-ranges =3D <0 1>, <6 9>; + status =3D "okay"; + + gpio@0 { + ngpios =3D <128>; + }; + gpio@1 { + ngpios =3D <128>; + }; +}; + +&spi2 { + pinctrl-0 =3D <&fc2_pins>; + pinctrl-names =3D "default"; + cs-gpios =3D <&gpio 63 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&switch { + pinctrl-0 =3D <&ptp_out_pins>, <&ptp_ext_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + + ethernet-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port0: port@0 { + reg =3D <0>; + phy-handle =3D <&phy4>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 0>; + microchip,bandwidth =3D <1000>; + }; + + port1: port@1 { + reg =3D <1>; + phy-handle =3D <&phy5>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 0>; + microchip,bandwidth =3D <1000>; + }; + + port2: port@2 { + reg =3D <2>; + phy-handle =3D <&phy6>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 0>; + microchip,bandwidth =3D <1000>; + }; + + port3: port@3 { + reg =3D <3>; + phy-handle =3D <&phy7>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 0>; + microchip,bandwidth =3D <1000>; + }; + + port4: port@4 { + reg =3D <4>; + phy-handle =3D <&phy8>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 1>; + microchip,bandwidth =3D <1000>; + }; + + port5: port@5 { + reg =3D <5>; + phy-handle =3D <&phy9>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 1>; + microchip,bandwidth =3D <1000>; + }; + + port6: port@6 { + reg =3D <6>; + phy-handle =3D <&phy10>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 1>; + microchip,bandwidth =3D <1000>; + }; + + port7: port@7 { + reg =3D <7>; + phy-handle =3D <&phy11>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 1>; + microchip,bandwidth =3D <1000>; + }; + + port8: port@8 { + reg =3D <8>; + phy-handle =3D <&phy12>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 2>; + microchip,bandwidth =3D <1000>; + }; + + port9: port@9 { + reg =3D <9>; + phy-handle =3D <&phy13>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 2>; + microchip,bandwidth =3D <1000>; + }; + + port10: port@10 { + reg =3D <10>; + phy-handle =3D <&phy14>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 2>; + microchip,bandwidth =3D <1000>; + }; + + port11: port@11 { + reg =3D <11>; + phy-handle =3D <&phy15>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 2>; + microchip,bandwidth =3D <1000>; + }; + + port12: port@12 { + reg =3D <12>; + phy-handle =3D <&phy16>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 3>; + microchip,bandwidth =3D <1000>; + }; + + port13: port@13 { + reg =3D <13>; + phy-handle =3D <&phy17>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 3>; + microchip,bandwidth =3D <1000>; + }; + + port14: port@14 { + reg =3D <14>; + phy-handle =3D <&phy18>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 3>; + microchip,bandwidth =3D <1000>; + }; + + port15: port@15 { + reg =3D <15>; + phy-handle =3D <&phy19>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 3>; + microchip,bandwidth =3D <1000>; + }; + + port16: port@16 { + reg =3D <16>; + phy-handle =3D <&phy20>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 4>; + microchip,bandwidth =3D <1000>; + }; + + port17: port@17 { + reg =3D <17>; + phy-handle =3D <&phy21>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 4>; + microchip,bandwidth =3D <1000>; + }; + + port18: port@18 { + reg =3D <18>; + phy-handle =3D <&phy22>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 4>; + microchip,bandwidth =3D <1000>; + }; + + port19: port@19 { + reg =3D <19>; + phy-handle =3D <&phy23>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 4>; + microchip,bandwidth =3D <1000>; + }; + + port20: port@20 { + reg =3D <20>; + phy-handle =3D <&phy24>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 5>; + microchip,bandwidth =3D <1000>; + }; + + port21: port@21 { + reg =3D <21>; + phy-handle =3D <&phy25>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 5>; + microchip,bandwidth =3D <1000>; + }; + + port22: port@22 { + reg =3D <22>; + phy-handle =3D <&phy26>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 5>; + microchip,bandwidth =3D <1000>; + }; + + port23: port@23 { + reg =3D <23>; + phy-handle =3D <&phy27>; + phy-mode =3D "qsgmii"; + phys =3D <&serdes 5>; + microchip,bandwidth =3D <1000>; + }; + + port24: port@24 { + reg =3D <24>; + phys =3D <&serdes 6>; + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp0>; + managed =3D "in-band-status"; + microchip,bandwidth =3D <10000>; + microchip,sd-sgpio =3D <24>; + }; + + port25: port@25 { + reg =3D <25>; + phys =3D <&serdes 7>; + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp1>; + managed =3D "in-band-status"; + microchip,bandwidth =3D <10000>; + microchip,sd-sgpio =3D <28>; + }; + + port26: port@26 { + reg =3D <26>; + phys =3D <&serdes 8>; + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp2>; + managed =3D "in-band-status"; + microchip,bandwidth =3D <10000>; + microchip,sd-sgpio =3D <32>; + }; + + port27: port@27 { + reg =3D <27>; + phys =3D <&serdes 9>; + phy-mode =3D "10gbase-r"; + sfp =3D <&sfp3>; + managed =3D "in-band-status"; + microchip,bandwidth =3D <10000>; + microchip,sd-sgpio =3D <36>; + }; + + port29: port@29 { + reg =3D <29>; + phys =3D <&serdes 11>; + phy-handle =3D <&phy3>; + phy-mode =3D "rgmii-id"; + microchip,bandwidth =3D <1000>; + }; + }; +}; + +&tmon { + pinctrl-0 =3D <&fan_pins>; + pinctrl-names =3D "default"; +}; + +&usart0 { + pinctrl-0 =3D <&fc0_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&usb { + pinctrl-0 =3D <&usb_ulpi_pins>, <&usb_rst_pins>, <&usb_over_pins>, <&usb_= power_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; --=20 2.52.0