From nobody Tue Feb 10 10:20:05 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9AB853203B6 for ; Tue, 23 Dec 2025 08:42:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479337; cv=none; b=rjubXhlKmR/jWLUfVjYCjAuVBH5LlnNY0JIEmGyC1mOWT4F5lxKxCS0mTfTu32fvjU1NWik2cqddU9mC++0s7UIIBSLT3mjKD+X+b++17OOEmw+FEGFPFnnU1K7N/IyQXaQPJ8NYv1wfqg1MUTWmyMyPsr7humfmto3W/7AzDsg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479337; c=relaxed/simple; bh=SVzMBklXAisFwSkQPYwYFBD7X394nzP/yBwlTJfjhQ8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rrJaM8+PlueY3YL1q5P7txSYlkn4W30XeYw3lC8emSWiOHLAmdAkII5deq/8DPlf9n/nUeNLgXkg7MT0iwqZxjJq4O8j3gaTUlw6tNy8RelcWPkogcK+7vLwbvO0KTFEGK4FHxrhT/3J83uxg1iJr0hBY711cst0mjDyAsF/YFs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Bu/BeUmp; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=GuHtzcqN; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Bu/BeUmp"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="GuHtzcqN" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BN7YCAU2115407 for ; Tue, 23 Dec 2025 08:42:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Mre2uzg37555dFycG1pot97jCQNzgXS0YqsC2Jzjfo0=; b=Bu/BeUmptRljjQNW 8Mh9j+pBmgMKinOSorvrkHow52p6i58sU6yQ8UseuiNqGS3f+wSD6RwZ7ctRhI0g 7d7tEa6p7Y0/5t5XfzSojpYX+3DPc37a8YXxMFBReKrMveIbU0x7VKht5ypdqLEx GqDY7lexsubJOMux3voxtuyzRxfOfDkA/xGlS92XorGJD+rwtViheg7IxEsgHCLA eY/S6U6HmAkU8aP/bivZCYgJ/52rXIRghlSt/qAu//9Es7GvK12PB5RwAL+1CC1b hZdU4fZ4g0CA+tbrBSFwMlXnDgvu1RJW9Fvppj/A7xmFlBBlOiX8RHJyT6+b+rJ5 JIIgjg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b7cudhxmr-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 23 Dec 2025 08:42:14 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-29f1f79d6afso68645325ad.0 for ; Tue, 23 Dec 2025 00:42:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766479334; x=1767084134; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Mre2uzg37555dFycG1pot97jCQNzgXS0YqsC2Jzjfo0=; b=GuHtzcqNIesgCdAeGIQ3j2a64YoTqj7ucaeYkHaZ4am8In4m9bmhUFMB5TKpDJi6DB KxMFiv9ypEGZjxeMJeFSls5FAPaul11pMdkQJQco0wKPjU151tRubC6AqDKSZb/cEOq0 7pdYTerFOxxTD3iie5mcmSprii3FVh/TT9OVkRZQHpYfc09pMVJAq4VVexvyCdx47+cQ +PNEatpImWaZyXQwymve2bdLWjEAxo2B9MP+cW9AaShgpekvtwGlGOw1wW+RvX0MpTmA ZULG0gfJH44Nl7VGAq71zLVm3T/DZRoF9J4DyxTMUqYozoPslf3zHdqXYud8t8aCNVU2 ZY7g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766479334; x=1767084134; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Mre2uzg37555dFycG1pot97jCQNzgXS0YqsC2Jzjfo0=; b=GoK6mzi6IN/51eMxj5ltguCTvqNV0iEX/gHMz3uptrSiZ/gc35VvV89d4TnPm6lQJn nWFCzJMp74BP8zNLTUTQD1UxGy+I118FtzF0o+NfsQZjgo6fDybqzRqrqszlLXb5UKJw 6IKYXYmeOeiq80XX6DquuA0MAh8XafzB3jaR6EQA+lLuyKKYgPU5iw2kM4XbK9fusBJ5 6wKynr6qeWGOVVC+bmWWdCTiZry9JnOjc1oTjABWj25qIXQGqQtAehzS1dOGmAoEYzNk NUqrguNq+q24zo+ac5o0BKCkv/cwhscABWxf89ajpInarrarw2tDTv6UMnkCsJSIUuIh 4r3g== X-Forwarded-Encrypted: i=1; AJvYcCWTe52W0vp17n4/9DBx0RzZh9msL7HB/eDiYWteaMQjbBAnM5FM/77MtLrx6cTqpCqY0ROpcHk1dM4sNw4=@vger.kernel.org X-Gm-Message-State: AOJu0YyFDb8kZuzHg6H0nTJer3NmYkHigFmlusbj3ze6hYhlFnEZGqyy CCQLcEGs6Qs71K//gN93cfW9u4vVMYXZxhLMLNuhNtRwKxoiEvpZrY/74iCLy66LvrVRV7Q+cqt T5D7ojz7+yTIoEt6lkiGkWtEaHd/bbZsm8eE/L4se6RIGTy2CaDpadAOPTA0ll+OEpD8= X-Gm-Gg: AY/fxX6G5jC+r7aGBA47wZIL9stzHOjCPGizwKyW8I3GCw9ufi604OOizkSMr8cuaVi CMc0d0jMYFQO7dfNLFlseygT0KyXKrSn97HSlEKHZApyBFh/4lrT8X3Ott+BQLGUPtx9eHlwClE j8tMw508BYPJfKgdHC7Barr28MWB+KEPGTcoy95eFCjvf2oCQ7gSdU8rL4rQN+oKIfouFV/bM+Y UXEwac/woCLFpDiBmmmSBEAWGaR62uYuZ5553UoPSL2wChSv56WuEw6WACvZEcdZooqXM1J8JWd +7eDZUjEcWYBdaUCGlBx1JWxKGo92UMoJPaT8rCLThSMe6LpYdEnuso47HN8Q1PdEc6/3ZL2pWM ezJVfWZHZh9jXUL8HhBZz+US2VW2+G64mj7lvaczM5IgOBmRgFOhWmaVQ0leOQa4GS+jINAMV X-Received: by 2002:a05:6a20:e210:b0:33b:5a3f:3cbe with SMTP id adf61e73a8af0-376aa0f02a4mr13250251637.54.1766479333836; Tue, 23 Dec 2025 00:42:13 -0800 (PST) X-Google-Smtp-Source: AGHT+IGmuQc3fig76UCETuHGfvRrKwlR3bF7XbxTwfpIOMiPWo865QPhB1UyCsF1XXkGFLBZor7V1w== X-Received: by 2002:a05:6a20:e210:b0:33b:5a3f:3cbe with SMTP id adf61e73a8af0-376aa0f02a4mr13250233637.54.1766479333307; Tue, 23 Dec 2025 00:42:13 -0800 (PST) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c1e7961e045sm11163561a12.1.2025.12.23.00.42.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 00:42:12 -0800 (PST) From: Jie Gan Date: Tue, 23 Dec 2025 16:41:45 +0800 Subject: [PATCH v7 1/4] coresight: tpda: add sysfs nodes for tpda cross-trigger configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251223-add_sysfs_nodes_to_configure_tpda-v7-1-db4e6810047c@oss.qualcomm.com> References: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> In-Reply-To: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jie Gan , Tao Zhang X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766479326; l=10025; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=5iJlQIoDWyy/yMLiYfQHee+qPvXguqsKK6vOAMkX94A=; b=l3H915rw3Q3wACgqpoWr3XCEguaJKok4FYlbAoKM0czI0jzGAqNBlprboZMYgFAIiikBEBvt4 YBYo61iHOptC/c2VLAeAg6hR7Rdg2DZM/4RMKKAUM7QDgQABH/QboZV X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Authority-Analysis: v=2.4 cv=ebkwvrEH c=1 sm=1 tr=0 ts=694a55e6 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=yIbM8MDk91bntAnC_RsA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: eixIlzOX4ARI_z73hf5G-EsM8WFWbis5 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjIzMDA3MiBTYWx0ZWRfX0aNw4iMSX8i2 YwCPobmUYbwjGdny2ygdGzKVBWnZp/pJv1hIR2rDmkYgxym1lKJLyoQo7vp6nsCVDLN+TCNrBIr FlZeO/7zQR7vuG8EUMyvUMw+A7ZbIlLViiGG0Q7YdoTMYy+MV1vW/4kUZljzuz5u1Jnf8sIgjcA yYFM3Ab3yR5niK1YdMm9fA8kvu5HJ0mMe3JMvnidzDKkr8anRMjvBkLAgesQH/UlenX7GIUvLfa UOtt6E/+LcaRhCb3Io6e4/AL1jn6wBg7fss0A4xZp9ZpLbZ7S0+Clr16uCrTPUb3FQ9NQ1aFHOh IjwWdEXYduIUG/CEB6OwvwgEjy7UTns+iYSwAgLfy6RxQMqaHpY6Rj8dUF7Njs3HmpaxvZWdwCL 5gv4W9qxBOmerjaO7noGS0tggE8/ypdosDxlnsr1Hm76qvSofSahw35h48VHcYbBSava8ZpwnSC f/B/7stwQpMgcJEH41Q== X-Proofpoint-ORIG-GUID: eixIlzOX4ARI_z73hf5G-EsM8WFWbis5 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-23_02,2025-12-22_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 malwarescore=0 adultscore=0 suspectscore=0 clxscore=1015 priorityscore=1501 bulkscore=0 spamscore=0 impostorscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512230072 From: Tao Zhang Introduce sysfs nodes to configure cross-trigger parameters for TPDA. These registers define the characteristics of cross-trigger packets, including generation frequency and flag values. Signed-off-by: Tao Zhang Reviewed-by: James Clark Co-developed-by: Jie Gan Signed-off-by: Jie Gan --- .../ABI/testing/sysfs-bus-coresight-devices-tpda | 35 +++++++ drivers/hwtracing/coresight/coresight-tpda.c | 109 +++++++++++++++++= +++- drivers/hwtracing/coresight/coresight-tpda.h | 63 +++++++++++- 3 files changed, 200 insertions(+), 7 deletions(-) diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda b/D= ocumentation/ABI/testing/sysfs-bus-coresight-devices-tpda new file mode 100644 index 000000000000..735ce0e494da --- /dev/null +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda @@ -0,0 +1,35 @@ +What: /sys/bus/coresight/devices//trig_async_enable +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger synchronization sequence interface. + +What: /sys/bus/coresight/devices//trig_flag_ts_enable +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger FLAG packet request interface. + +What: /sys/bus/coresight/devices//trig_freq_enable +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger FREQ packet request interface. + +What: /sys/bus/coresight/devices//freq_ts_enable +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable the timestamp for all FREQ packets. + +What: /sys/bus/coresight/devices//cmbchan_mode +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Configure the CMB/MCMB channel mode for all enabled ports. + Value 0 means raw channel mapping mode. Value 1 means channel pair marki= ng mode. diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index 3a3825d27f86..2186223ad33e 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -137,12 +137,32 @@ static int tpda_get_element_size(struct tpda_drvdata = *drvdata, /* Settings pre enabling port control register */ static void tpda_enable_pre_port(struct tpda_drvdata *drvdata) { - u32 val; + u32 val =3D 0; =20 - val =3D readl_relaxed(drvdata->base + TPDA_CR); - val &=3D ~TPDA_CR_ATID; val |=3D FIELD_PREP(TPDA_CR_ATID, drvdata->atid); + if (drvdata->trig_async) + val |=3D TPDA_CR_SRIE; + + if (drvdata->trig_flag_ts) + val |=3D TPDA_CR_FLRIE; + + if (drvdata->trig_freq) + val |=3D TPDA_CR_FRIE; + + if (drvdata->freq_ts) + val |=3D TPDA_CR_FREQTS; + + if (drvdata->cmbchan_mode) + val |=3D TPDA_CR_CMBCHANMODE; + writel_relaxed(val, drvdata->base + TPDA_CR); + + /* + * If FLRIE bit is set, set the master and channel + * id as zero + */ + if (drvdata->trig_flag_ts) + writel_relaxed(0x0, drvdata->base + TPDA_FPID_CR); } =20 static int tpda_enable_port(struct tpda_drvdata *drvdata, int port) @@ -258,6 +278,87 @@ static const struct coresight_ops tpda_cs_ops =3D { .link_ops =3D &tpda_link_ops, }; =20 +/* Read cross-trigger register member */ +static ssize_t tpda_trig_sysfs_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_trig_sysfs_attribute *tpda_attr =3D + container_of(attr, struct tpda_trig_sysfs_attribute, attr); + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + guard(spinlock)(&drvdata->spinlock); + switch (tpda_attr->mem) { + case FREQTS: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->freq_ts); + case FRIE: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_freq); + case FLRIE: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_flag_ts); + case SRIE: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_async); + case CMBCHANMODE: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->cmbchan_mode); + + } + return -EINVAL; +} + +static ssize_t tpda_trig_sysfs_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_trig_sysfs_attribute *tpda_attr =3D + container_of(attr, struct tpda_trig_sysfs_attribute, attr); + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + switch (tpda_attr->mem) { + case FREQTS: + drvdata->freq_ts =3D !!val; + break; + case FRIE: + drvdata->trig_freq =3D !!val; + break; + case FLRIE: + drvdata->trig_flag_ts =3D !!val; + break; + case SRIE: + drvdata->trig_async =3D !!val; + break; + case CMBCHANMODE: + drvdata->cmbchan_mode =3D !!val; + break; + default: + return -EINVAL; + } + + return size; +} + +static struct attribute *tpda_attrs[] =3D { + tpda_trig_sysfs_rw(freq_ts_enable, FREQTS), + tpda_trig_sysfs_rw(trig_freq_enable, FRIE), + tpda_trig_sysfs_rw(trig_flag_ts_enable, FLRIE), + tpda_trig_sysfs_rw(trig_async_enable, SRIE), + tpda_trig_sysfs_rw(cmbchan_mode, CMBCHANMODE), + NULL, +}; + +static struct attribute_group tpda_attr_grp =3D { + .attrs =3D tpda_attrs, +}; + +static const struct attribute_group *tpda_attr_grps[] =3D { + &tpda_attr_grp, + NULL, +}; + static int tpda_init_default_data(struct tpda_drvdata *drvdata) { int atid; @@ -273,6 +374,7 @@ static int tpda_init_default_data(struct tpda_drvdata *= drvdata) return atid; =20 drvdata->atid =3D atid; + drvdata->freq_ts =3D true; return 0; } =20 @@ -316,6 +418,7 @@ static int tpda_probe(struct amba_device *adev, const s= truct amba_id *id) desc.ops =3D &tpda_cs_ops; desc.pdata =3D adev->dev.platform_data; desc.dev =3D &adev->dev; + desc.groups =3D tpda_attr_grps; desc.access =3D CSDEV_ACCESS_IOMEM(base); drvdata->csdev =3D coresight_register(&desc); if (IS_ERR(drvdata->csdev)) diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index c6af3d2da3ef..c93732e04af2 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -1,6 +1,6 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* - * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. + * Copyright (c) 2023,2025 Qualcomm Innovation Center, Inc. All rights res= erved. */ =20 #ifndef _CORESIGHT_CORESIGHT_TPDA_H @@ -8,6 +8,25 @@ =20 #define TPDA_CR (0x000) #define TPDA_Pn_CR(n) (0x004 + (n * 4)) +#define TPDA_FPID_CR (0x084) + +/* Cross trigger FREQ packets timestamp bit */ +#define TPDA_CR_FREQTS BIT(2) +/* Cross trigger FREQ packet request bit */ +#define TPDA_CR_FRIE BIT(3) +/* Cross trigger FLAG packet request interface bit */ +#define TPDA_CR_FLRIE BIT(4) +/* Cross trigger synchronization bit */ +#define TPDA_CR_SRIE BIT(5) +/* Bits 6 ~ 12 is for atid value */ +#define TPDA_CR_ATID GENMASK(12, 6) +/* + * Channel mode bit of the packetization of CMB/MCB traffic + * 0 - raw channel mapping mode + * 1 - channel pair marking mode + */ +#define TPDA_CR_CMBCHANMODE BIT(20) + /* Aggregator port enable bit */ #define TPDA_Pn_CR_ENA BIT(0) /* Aggregator port CMB data set element size bit */ @@ -17,9 +36,6 @@ =20 #define TPDA_MAX_INPORTS 32 =20 -/* Bits 6 ~ 12 is for atid value */ -#define TPDA_CR_ATID GENMASK(12, 6) - /** * struct tpda_drvdata - specifics associated to an TPDA component * @base: memory mapped base address for this component. @@ -29,6 +45,11 @@ * @enable: enable status of the component. * @dsb_esize Record the DSB element size. * @cmb_esize Record the CMB element size. + * @trig_async: Enable/disable cross trigger synchronization sequence inte= rface. + * @trig_flag_ts: Enable/disable cross trigger FLAG packet request interfa= ce. + * @trig_freq: Enable/disable cross trigger FREQ packet request interface. + * @freq_ts: Enable/disable the timestamp for all FREQ packets. + * @cmbchan_mode: Configure the CMB/MCMB channel mode. */ struct tpda_drvdata { void __iomem *base; @@ -38,6 +59,40 @@ struct tpda_drvdata { u8 atid; u32 dsb_esize; u32 cmb_esize; + bool trig_async; + bool trig_flag_ts; + bool trig_freq; + bool freq_ts; + bool cmbchan_mode; +}; + +/* Enumerate members of global control register(cr) */ +enum tpda_cr_mem { + FREQTS, + FRIE, + FLRIE, + SRIE, + CMBCHANMODE +}; + +/** + * struct tpda_trig_sysfs_attribute - Record the member variables of cross + * trigger register that need to be operated by sysfs file + * @attr: The device attribute + * @mem: The member in the control register data structure + */ +struct tpda_trig_sysfs_attribute { + struct device_attribute attr; + enum tpda_cr_mem mem; }; =20 +#define tpda_trig_sysfs_rw(name, mem) \ + (&((struct tpda_trig_sysfs_attribute[]) { \ + { \ + __ATTR(name, 0644, tpda_trig_sysfs_show, \ + tpda_trig_sysfs_store), \ + mem, \ + } \ + })[0].attr.attr) + #endif /* _CORESIGHT_CORESIGHT_TPDA_H */ --=20 2.34.1