From nobody Mon Feb 9 19:58:09 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9AB853203B6 for ; Tue, 23 Dec 2025 08:42:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479337; cv=none; b=rjubXhlKmR/jWLUfVjYCjAuVBH5LlnNY0JIEmGyC1mOWT4F5lxKxCS0mTfTu32fvjU1NWik2cqddU9mC++0s7UIIBSLT3mjKD+X+b++17OOEmw+FEGFPFnnU1K7N/IyQXaQPJ8NYv1wfqg1MUTWmyMyPsr7humfmto3W/7AzDsg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479337; c=relaxed/simple; bh=SVzMBklXAisFwSkQPYwYFBD7X394nzP/yBwlTJfjhQ8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rrJaM8+PlueY3YL1q5P7txSYlkn4W30XeYw3lC8emSWiOHLAmdAkII5deq/8DPlf9n/nUeNLgXkg7MT0iwqZxjJq4O8j3gaTUlw6tNy8RelcWPkogcK+7vLwbvO0KTFEGK4FHxrhT/3J83uxg1iJr0hBY711cst0mjDyAsF/YFs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Bu/BeUmp; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=GuHtzcqN; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Bu/BeUmp"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="GuHtzcqN" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BN7YCAU2115407 for ; Tue, 23 Dec 2025 08:42:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Mre2uzg37555dFycG1pot97jCQNzgXS0YqsC2Jzjfo0=; b=Bu/BeUmptRljjQNW 8Mh9j+pBmgMKinOSorvrkHow52p6i58sU6yQ8UseuiNqGS3f+wSD6RwZ7ctRhI0g 7d7tEa6p7Y0/5t5XfzSojpYX+3DPc37a8YXxMFBReKrMveIbU0x7VKht5ypdqLEx GqDY7lexsubJOMux3voxtuyzRxfOfDkA/xGlS92XorGJD+rwtViheg7IxEsgHCLA eY/S6U6HmAkU8aP/bivZCYgJ/52rXIRghlSt/qAu//9Es7GvK12PB5RwAL+1CC1b hZdU4fZ4g0CA+tbrBSFwMlXnDgvu1RJW9Fvppj/A7xmFlBBlOiX8RHJyT6+b+rJ5 JIIgjg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b7cudhxmr-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 23 Dec 2025 08:42:14 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-29f1f79d6afso68645325ad.0 for ; Tue, 23 Dec 2025 00:42:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766479334; x=1767084134; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Mre2uzg37555dFycG1pot97jCQNzgXS0YqsC2Jzjfo0=; b=GuHtzcqNIesgCdAeGIQ3j2a64YoTqj7ucaeYkHaZ4am8In4m9bmhUFMB5TKpDJi6DB KxMFiv9ypEGZjxeMJeFSls5FAPaul11pMdkQJQco0wKPjU151tRubC6AqDKSZb/cEOq0 7pdYTerFOxxTD3iie5mcmSprii3FVh/TT9OVkRZQHpYfc09pMVJAq4VVexvyCdx47+cQ +PNEatpImWaZyXQwymve2bdLWjEAxo2B9MP+cW9AaShgpekvtwGlGOw1wW+RvX0MpTmA ZULG0gfJH44Nl7VGAq71zLVm3T/DZRoF9J4DyxTMUqYozoPslf3zHdqXYud8t8aCNVU2 ZY7g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766479334; x=1767084134; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Mre2uzg37555dFycG1pot97jCQNzgXS0YqsC2Jzjfo0=; b=GoK6mzi6IN/51eMxj5ltguCTvqNV0iEX/gHMz3uptrSiZ/gc35VvV89d4TnPm6lQJn nWFCzJMp74BP8zNLTUTQD1UxGy+I118FtzF0o+NfsQZjgo6fDybqzRqrqszlLXb5UKJw 6IKYXYmeOeiq80XX6DquuA0MAh8XafzB3jaR6EQA+lLuyKKYgPU5iw2kM4XbK9fusBJ5 6wKynr6qeWGOVVC+bmWWdCTiZry9JnOjc1oTjABWj25qIXQGqQtAehzS1dOGmAoEYzNk NUqrguNq+q24zo+ac5o0BKCkv/cwhscABWxf89ajpInarrarw2tDTv6UMnkCsJSIUuIh 4r3g== X-Forwarded-Encrypted: i=1; AJvYcCWTe52W0vp17n4/9DBx0RzZh9msL7HB/eDiYWteaMQjbBAnM5FM/77MtLrx6cTqpCqY0ROpcHk1dM4sNw4=@vger.kernel.org X-Gm-Message-State: AOJu0YyFDb8kZuzHg6H0nTJer3NmYkHigFmlusbj3ze6hYhlFnEZGqyy CCQLcEGs6Qs71K//gN93cfW9u4vVMYXZxhLMLNuhNtRwKxoiEvpZrY/74iCLy66LvrVRV7Q+cqt T5D7ojz7+yTIoEt6lkiGkWtEaHd/bbZsm8eE/L4se6RIGTy2CaDpadAOPTA0ll+OEpD8= X-Gm-Gg: AY/fxX6G5jC+r7aGBA47wZIL9stzHOjCPGizwKyW8I3GCw9ufi604OOizkSMr8cuaVi CMc0d0jMYFQO7dfNLFlseygT0KyXKrSn97HSlEKHZApyBFh/4lrT8X3Ott+BQLGUPtx9eHlwClE j8tMw508BYPJfKgdHC7Barr28MWB+KEPGTcoy95eFCjvf2oCQ7gSdU8rL4rQN+oKIfouFV/bM+Y UXEwac/woCLFpDiBmmmSBEAWGaR62uYuZ5553UoPSL2wChSv56WuEw6WACvZEcdZooqXM1J8JWd +7eDZUjEcWYBdaUCGlBx1JWxKGo92UMoJPaT8rCLThSMe6LpYdEnuso47HN8Q1PdEc6/3ZL2pWM ezJVfWZHZh9jXUL8HhBZz+US2VW2+G64mj7lvaczM5IgOBmRgFOhWmaVQ0leOQa4GS+jINAMV X-Received: by 2002:a05:6a20:e210:b0:33b:5a3f:3cbe with SMTP id adf61e73a8af0-376aa0f02a4mr13250251637.54.1766479333836; Tue, 23 Dec 2025 00:42:13 -0800 (PST) X-Google-Smtp-Source: AGHT+IGmuQc3fig76UCETuHGfvRrKwlR3bF7XbxTwfpIOMiPWo865QPhB1UyCsF1XXkGFLBZor7V1w== X-Received: by 2002:a05:6a20:e210:b0:33b:5a3f:3cbe with SMTP id adf61e73a8af0-376aa0f02a4mr13250233637.54.1766479333307; Tue, 23 Dec 2025 00:42:13 -0800 (PST) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c1e7961e045sm11163561a12.1.2025.12.23.00.42.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 00:42:12 -0800 (PST) From: Jie Gan Date: Tue, 23 Dec 2025 16:41:45 +0800 Subject: [PATCH v7 1/4] coresight: tpda: add sysfs nodes for tpda cross-trigger configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251223-add_sysfs_nodes_to_configure_tpda-v7-1-db4e6810047c@oss.qualcomm.com> References: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> In-Reply-To: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jie Gan , Tao Zhang X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766479326; l=10025; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=5iJlQIoDWyy/yMLiYfQHee+qPvXguqsKK6vOAMkX94A=; b=l3H915rw3Q3wACgqpoWr3XCEguaJKok4FYlbAoKM0czI0jzGAqNBlprboZMYgFAIiikBEBvt4 YBYo61iHOptC/c2VLAeAg6hR7Rdg2DZM/4RMKKAUM7QDgQABH/QboZV X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Authority-Analysis: v=2.4 cv=ebkwvrEH c=1 sm=1 tr=0 ts=694a55e6 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=yIbM8MDk91bntAnC_RsA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: eixIlzOX4ARI_z73hf5G-EsM8WFWbis5 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjIzMDA3MiBTYWx0ZWRfX0aNw4iMSX8i2 YwCPobmUYbwjGdny2ygdGzKVBWnZp/pJv1hIR2rDmkYgxym1lKJLyoQo7vp6nsCVDLN+TCNrBIr FlZeO/7zQR7vuG8EUMyvUMw+A7ZbIlLViiGG0Q7YdoTMYy+MV1vW/4kUZljzuz5u1Jnf8sIgjcA yYFM3Ab3yR5niK1YdMm9fA8kvu5HJ0mMe3JMvnidzDKkr8anRMjvBkLAgesQH/UlenX7GIUvLfa UOtt6E/+LcaRhCb3Io6e4/AL1jn6wBg7fss0A4xZp9ZpLbZ7S0+Clr16uCrTPUb3FQ9NQ1aFHOh IjwWdEXYduIUG/CEB6OwvwgEjy7UTns+iYSwAgLfy6RxQMqaHpY6Rj8dUF7Njs3HmpaxvZWdwCL 5gv4W9qxBOmerjaO7noGS0tggE8/ypdosDxlnsr1Hm76qvSofSahw35h48VHcYbBSava8ZpwnSC f/B/7stwQpMgcJEH41Q== X-Proofpoint-ORIG-GUID: eixIlzOX4ARI_z73hf5G-EsM8WFWbis5 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-23_02,2025-12-22_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 malwarescore=0 adultscore=0 suspectscore=0 clxscore=1015 priorityscore=1501 bulkscore=0 spamscore=0 impostorscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512230072 From: Tao Zhang Introduce sysfs nodes to configure cross-trigger parameters for TPDA. These registers define the characteristics of cross-trigger packets, including generation frequency and flag values. Signed-off-by: Tao Zhang Reviewed-by: James Clark Co-developed-by: Jie Gan Signed-off-by: Jie Gan --- .../ABI/testing/sysfs-bus-coresight-devices-tpda | 35 +++++++ drivers/hwtracing/coresight/coresight-tpda.c | 109 +++++++++++++++++= +++- drivers/hwtracing/coresight/coresight-tpda.h | 63 +++++++++++- 3 files changed, 200 insertions(+), 7 deletions(-) diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda b/D= ocumentation/ABI/testing/sysfs-bus-coresight-devices-tpda new file mode 100644 index 000000000000..735ce0e494da --- /dev/null +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda @@ -0,0 +1,35 @@ +What: /sys/bus/coresight/devices//trig_async_enable +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger synchronization sequence interface. + +What: /sys/bus/coresight/devices//trig_flag_ts_enable +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger FLAG packet request interface. + +What: /sys/bus/coresight/devices//trig_freq_enable +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger FREQ packet request interface. + +What: /sys/bus/coresight/devices//freq_ts_enable +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable the timestamp for all FREQ packets. + +What: /sys/bus/coresight/devices//cmbchan_mode +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Configure the CMB/MCMB channel mode for all enabled ports. + Value 0 means raw channel mapping mode. Value 1 means channel pair marki= ng mode. diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index 3a3825d27f86..2186223ad33e 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -137,12 +137,32 @@ static int tpda_get_element_size(struct tpda_drvdata = *drvdata, /* Settings pre enabling port control register */ static void tpda_enable_pre_port(struct tpda_drvdata *drvdata) { - u32 val; + u32 val =3D 0; =20 - val =3D readl_relaxed(drvdata->base + TPDA_CR); - val &=3D ~TPDA_CR_ATID; val |=3D FIELD_PREP(TPDA_CR_ATID, drvdata->atid); + if (drvdata->trig_async) + val |=3D TPDA_CR_SRIE; + + if (drvdata->trig_flag_ts) + val |=3D TPDA_CR_FLRIE; + + if (drvdata->trig_freq) + val |=3D TPDA_CR_FRIE; + + if (drvdata->freq_ts) + val |=3D TPDA_CR_FREQTS; + + if (drvdata->cmbchan_mode) + val |=3D TPDA_CR_CMBCHANMODE; + writel_relaxed(val, drvdata->base + TPDA_CR); + + /* + * If FLRIE bit is set, set the master and channel + * id as zero + */ + if (drvdata->trig_flag_ts) + writel_relaxed(0x0, drvdata->base + TPDA_FPID_CR); } =20 static int tpda_enable_port(struct tpda_drvdata *drvdata, int port) @@ -258,6 +278,87 @@ static const struct coresight_ops tpda_cs_ops =3D { .link_ops =3D &tpda_link_ops, }; =20 +/* Read cross-trigger register member */ +static ssize_t tpda_trig_sysfs_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_trig_sysfs_attribute *tpda_attr =3D + container_of(attr, struct tpda_trig_sysfs_attribute, attr); + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + guard(spinlock)(&drvdata->spinlock); + switch (tpda_attr->mem) { + case FREQTS: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->freq_ts); + case FRIE: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_freq); + case FLRIE: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_flag_ts); + case SRIE: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_async); + case CMBCHANMODE: + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->cmbchan_mode); + + } + return -EINVAL; +} + +static ssize_t tpda_trig_sysfs_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_trig_sysfs_attribute *tpda_attr =3D + container_of(attr, struct tpda_trig_sysfs_attribute, attr); + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + switch (tpda_attr->mem) { + case FREQTS: + drvdata->freq_ts =3D !!val; + break; + case FRIE: + drvdata->trig_freq =3D !!val; + break; + case FLRIE: + drvdata->trig_flag_ts =3D !!val; + break; + case SRIE: + drvdata->trig_async =3D !!val; + break; + case CMBCHANMODE: + drvdata->cmbchan_mode =3D !!val; + break; + default: + return -EINVAL; + } + + return size; +} + +static struct attribute *tpda_attrs[] =3D { + tpda_trig_sysfs_rw(freq_ts_enable, FREQTS), + tpda_trig_sysfs_rw(trig_freq_enable, FRIE), + tpda_trig_sysfs_rw(trig_flag_ts_enable, FLRIE), + tpda_trig_sysfs_rw(trig_async_enable, SRIE), + tpda_trig_sysfs_rw(cmbchan_mode, CMBCHANMODE), + NULL, +}; + +static struct attribute_group tpda_attr_grp =3D { + .attrs =3D tpda_attrs, +}; + +static const struct attribute_group *tpda_attr_grps[] =3D { + &tpda_attr_grp, + NULL, +}; + static int tpda_init_default_data(struct tpda_drvdata *drvdata) { int atid; @@ -273,6 +374,7 @@ static int tpda_init_default_data(struct tpda_drvdata *= drvdata) return atid; =20 drvdata->atid =3D atid; + drvdata->freq_ts =3D true; return 0; } =20 @@ -316,6 +418,7 @@ static int tpda_probe(struct amba_device *adev, const s= truct amba_id *id) desc.ops =3D &tpda_cs_ops; desc.pdata =3D adev->dev.platform_data; desc.dev =3D &adev->dev; + desc.groups =3D tpda_attr_grps; desc.access =3D CSDEV_ACCESS_IOMEM(base); drvdata->csdev =3D coresight_register(&desc); if (IS_ERR(drvdata->csdev)) diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index c6af3d2da3ef..c93732e04af2 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -1,6 +1,6 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* - * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. + * Copyright (c) 2023,2025 Qualcomm Innovation Center, Inc. All rights res= erved. */ =20 #ifndef _CORESIGHT_CORESIGHT_TPDA_H @@ -8,6 +8,25 @@ =20 #define TPDA_CR (0x000) #define TPDA_Pn_CR(n) (0x004 + (n * 4)) +#define TPDA_FPID_CR (0x084) + +/* Cross trigger FREQ packets timestamp bit */ +#define TPDA_CR_FREQTS BIT(2) +/* Cross trigger FREQ packet request bit */ +#define TPDA_CR_FRIE BIT(3) +/* Cross trigger FLAG packet request interface bit */ +#define TPDA_CR_FLRIE BIT(4) +/* Cross trigger synchronization bit */ +#define TPDA_CR_SRIE BIT(5) +/* Bits 6 ~ 12 is for atid value */ +#define TPDA_CR_ATID GENMASK(12, 6) +/* + * Channel mode bit of the packetization of CMB/MCB traffic + * 0 - raw channel mapping mode + * 1 - channel pair marking mode + */ +#define TPDA_CR_CMBCHANMODE BIT(20) + /* Aggregator port enable bit */ #define TPDA_Pn_CR_ENA BIT(0) /* Aggregator port CMB data set element size bit */ @@ -17,9 +36,6 @@ =20 #define TPDA_MAX_INPORTS 32 =20 -/* Bits 6 ~ 12 is for atid value */ -#define TPDA_CR_ATID GENMASK(12, 6) - /** * struct tpda_drvdata - specifics associated to an TPDA component * @base: memory mapped base address for this component. @@ -29,6 +45,11 @@ * @enable: enable status of the component. * @dsb_esize Record the DSB element size. * @cmb_esize Record the CMB element size. + * @trig_async: Enable/disable cross trigger synchronization sequence inte= rface. + * @trig_flag_ts: Enable/disable cross trigger FLAG packet request interfa= ce. + * @trig_freq: Enable/disable cross trigger FREQ packet request interface. + * @freq_ts: Enable/disable the timestamp for all FREQ packets. + * @cmbchan_mode: Configure the CMB/MCMB channel mode. */ struct tpda_drvdata { void __iomem *base; @@ -38,6 +59,40 @@ struct tpda_drvdata { u8 atid; u32 dsb_esize; u32 cmb_esize; + bool trig_async; + bool trig_flag_ts; + bool trig_freq; + bool freq_ts; + bool cmbchan_mode; +}; + +/* Enumerate members of global control register(cr) */ +enum tpda_cr_mem { + FREQTS, + FRIE, + FLRIE, + SRIE, + CMBCHANMODE +}; + +/** + * struct tpda_trig_sysfs_attribute - Record the member variables of cross + * trigger register that need to be operated by sysfs file + * @attr: The device attribute + * @mem: The member in the control register data structure + */ +struct tpda_trig_sysfs_attribute { + struct device_attribute attr; + enum tpda_cr_mem mem; }; =20 +#define tpda_trig_sysfs_rw(name, mem) \ + (&((struct tpda_trig_sysfs_attribute[]) { \ + { \ + __ATTR(name, 0644, tpda_trig_sysfs_show, \ + tpda_trig_sysfs_store), \ + mem, \ + } \ + })[0].attr.attr) + #endif /* _CORESIGHT_CORESIGHT_TPDA_H */ --=20 2.34.1 From nobody Mon Feb 9 19:58:09 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F08E320A2C for ; Tue, 23 Dec 2025 08:42:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479339; cv=none; b=TIVRSQQo/XHuzsHnZuVA1IVVNBarr32nzbBQ8H3LjjlN/kPoWnkfEZOAC/IrX6B5wWCMtykGkcqyZXpAxrFgJ7VXXoKf7hOCCMQ54D/EI0/DT7TrOpCgvMF66vZ1sFtp9Tpt0gmJKiUbSTmwNCnooIkzKGbrLgfTndkUAkSqsRY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479339; c=relaxed/simple; bh=BRgMyJQu9Kzy/G9nmhSYpMl8s8NAvtzMpAI0JLWtcFU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ozm4TyWawkeMg5kGUie0edQvyl/C39aAEyQ21o+neP32CjYW//q0J0EjxBAhtsH8qv27bKroFOl50NcNFDKrpGYLRvWXHkh+Trgu4Y+yVC3rt4XIkiLjkAa/5PtIHyH/E7IiVki/pqS18kJe0Jt3GCsInoOP03Ler6BrbKVUEYQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ij1sJMo6; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=R/v856OC; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ij1sJMo6"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="R/v856OC" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BN18RRj2747468 for ; Tue, 23 Dec 2025 08:42:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= XdOVcIcuDLUCqeTtx9Xz49VBdyYG7vFvks0bntyge/4=; b=Ij1sJMo6fnCLMP5c GjVjDVWH9xXiu0k8llJe98rK+vj+hBHJ/e5mFLbfg9xdWx7J7KZyQwKjzjtDkK0h cXC1uY0cfi9FGfNZqG8m2Q3/popLxk32qX1PBEKxUNw8hwdP5Uzt2xFK0uC3TyIv U58Jg6SMUiP6NHS6rqFdGxTK8AlmFXXkRwAhlEjRGnPdeWoXgsl8YImfc62NgK9E 6jLIInxFZd8wNMV/m/jO3oiprb1sERB14QEEYAP7wmdCfFGzx8ZB2wuWGP7Fsa+M n28bz26QKq+IdZYYpJYlskD3BW37ZBnKg3VG5dpc+HDALoJDxbUsSNdGg4VljNJ7 i8xT3w== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b7h5csbdy-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 23 Dec 2025 08:42:17 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-34c93f0849dso4680769a91.1 for ; Tue, 23 Dec 2025 00:42:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766479337; x=1767084137; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XdOVcIcuDLUCqeTtx9Xz49VBdyYG7vFvks0bntyge/4=; b=R/v856OCEQ143qblWn33h2PwlB4+qrEB5FkV+wiCoub45EqthygkkJxtxLef0M+6jX h6ZLXLDiVBNbzLmgn+D1T2YR1tDC3GndDy4EcH3PPWwcaqpejzHsRXJXvFbODimeC1wY 9YGfWV4IA/V99WFUcaQrKslLB2r2eAYgtZsKwk8OAb2eKIR2gevD/cLkIdpe6hP0OHVs 50fzNbUehxZdITV6Eojv8VAvXg51Fqyepsocc3ZFSHeBiSyA3G18608MwR4Av28B7Mkl aAmJCvBX4kTAOcLP7r1ti79WcGmx4ZdDHPpKnzg/yfSHOECyEmpheUjimxwlcKrNcBYk Zlkw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766479337; x=1767084137; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=XdOVcIcuDLUCqeTtx9Xz49VBdyYG7vFvks0bntyge/4=; b=A5TW+XGvk7+Qil6RSGlE53y8HXOAr0/wBWxp5KKW0YmVo4vwOvd4IkuT3eeqeDtIne qUb7T3D26OS2fcHwZpA+jBjJNJXIN1cHVepisbstYyIdTA8u6E6MKDxayVoQMEMIFYx6 dG8TIjDPN7j1+tVTG66PHhF7XbgSGCOiY77UJ92Q3u6IWJUndvK75dauuvwQhUofNKa9 UDYfZXz3mTcAqnsvZ8ZT3j64+5MHqD1V1cmpJ4BBeME/d0G73s/OWtE8ynW6HQzyy2gL bTfOKgVboIuCvy7UDqXhNRVm2vbNwabdRTMUz2GqoWnSALgfTRo6KyHHTMCORY93k8Zb pziQ== X-Forwarded-Encrypted: i=1; AJvYcCVz4dBTxyYDbNIz1EQSGYTvJpM3IfwUm1M+vZRRWbq4TJHU9ILjjh85s2/jQirostVShHwigkBxWfjC4S8=@vger.kernel.org X-Gm-Message-State: AOJu0YyPAOVg2Og7mBCOZrWUZQt4Hs2DhTavNSDVwxUTEqTAI/rbOgCD XolEydIjHB5gK3bhCXj2d61V3Px5B//logvnNKoFV0geeY+XJE+XhWTufJyjfdGy21akafkbkWv xBERS1umOxZtXivMF8ExAxeaY4zIoNCwyByjPark9bus2hZR0Pg1cx8s5Qsuf20MMCnw= X-Gm-Gg: AY/fxX5fUFWy56Xmkf896tK1OqyET9CRDL9dNFiMxJsH9GxWx/H550wGGzWl+AAe+Hg IE8X6V6zFVcqFuZO6HncQfIZ+sBN5ujPeh7f3D0PvE0Iv9D2Npmnt+Zcwo/WdpqCloOJzGjJbwR DCLYcuw9eJs7uAZ+kiB+qv0ywZebN6kJl4V2fZibGFaUyuhjqNDm5c1m5tMhbsKUcYDk5egc0Dl ICmnUXokNqMKyK9Kh71n23GSinxLNsa27BexrD/S2+NWWXu+sAA5GUMX5SVL2lJSOHkLXiDFk7v j5LoyBwE1CAAWVQSP2xbhM22b5vvCpBjnMEhyeXgxYLyg7bnYfSsPcgq2vV3SfpGyWrT/qRO2oe KSBILxxrvaKefX2HqoIE/0pjDoMLdmqH27M6Hf7P8G0NgLuTJMbv0/2RUImInegqOEex8Z6rg X-Received: by 2002:a17:90b:3c4d:b0:340:6b6f:4bbf with SMTP id 98e67ed59e1d1-34e71e6a525mr16007304a91.18.1766479336800; Tue, 23 Dec 2025 00:42:16 -0800 (PST) X-Google-Smtp-Source: AGHT+IHch9eBTiSP/pCDSMLf4OilcITJiPd0Zas6vtDcAVZDeGP+bmdZb3QX/hyzMj+muZnSmjtPTA== X-Received: by 2002:a17:90b:3c4d:b0:340:6b6f:4bbf with SMTP id 98e67ed59e1d1-34e71e6a525mr16007289a91.18.1766479336208; Tue, 23 Dec 2025 00:42:16 -0800 (PST) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c1e7961e045sm11163561a12.1.2025.12.23.00.42.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 00:42:15 -0800 (PST) From: Jie Gan Date: Tue, 23 Dec 2025 16:41:46 +0800 Subject: [PATCH v7 2/4] coresight: tpda: add global_flush_req sysfs node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251223-add_sysfs_nodes_to_configure_tpda-v7-2-db4e6810047c@oss.qualcomm.com> References: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> In-Reply-To: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jie Gan X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766479326; l=3748; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=BRgMyJQu9Kzy/G9nmhSYpMl8s8NAvtzMpAI0JLWtcFU=; b=HD1KfiwSAk27AjrvRDJ2aBSt3CPSYGBhmhRtSM27xm4YKTFqP4fyJXFCZGbIbwhll/MEGjrIo U5dCm9GDej8BnePk0B56Fi1g4CwvYzklxC/bB3Fy12lldj5QP3v81x1 X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjIzMDA3MiBTYWx0ZWRfXwV/uPjMREd2r GwId2VekFWb7Ate6AHGpoC0UhDGzE3K6Vign+jBlS9s4bfuWAGInFiDkE26lsgytGoAoL2ByuJR QFzugzW3yNIJZVR23rzsOGLv2j/3WOKNH1U5Vw6QhEXKr4hlWrAhHpF1r9MblkSS1SzNKUhGwDu xNPL7qXaq7lQzEuMDCXMhGWXJQFLsnc5JoH1sT0nq2hSucF5nmAgS9a7v9YA3HJ1TMt54QiD3TM DC1VjU+ZUqxJo5yi3UNh/QESbwWgXzxKv09LSt7uupFlr7rQkT/aDwgQGziEjUDFHZ6Zw8OgQ89 MiaVTKGsBiBM40mtQim3gJpOKBtNfLlW+byQVVwCrmYHssXhwNgjszu1RPfYyF8PJ1UsEhHRti2 v4G3/XAEP+0YQ8Kj7x59BQ3w0rk/51O2aO92qHWV/lXJ15stugTBnle58eOdVvTUH3hUAWVlRdb YX+e5bcFcuP1dGibkKA== X-Proofpoint-ORIG-GUID: R1AloCOEdtMwn3CMeiT_f7xoUwCqtVMy X-Authority-Analysis: v=2.4 cv=LeUxKzfi c=1 sm=1 tr=0 ts=694a55e9 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=-PhlUL0ANfhXhD-FZUEA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-GUID: R1AloCOEdtMwn3CMeiT_f7xoUwCqtVMy X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-23_02,2025-12-22_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 clxscore=1015 impostorscore=0 adultscore=0 bulkscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512230072 Setting the global_flush_req register to 1 initiates a flush request for all enabled TPDA input ports. The register remains set until the flush operation is complete. Signed-off-by: Jie Gan --- .../ABI/testing/sysfs-bus-coresight-devices-tpda | 8 ++++ drivers/hwtracing/coresight/coresight-tpda.c | 45 ++++++++++++++++++= ++++ drivers/hwtracing/coresight/coresight-tpda.h | 2 + 3 files changed, 55 insertions(+) diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda b/D= ocumentation/ABI/testing/sysfs-bus-coresight-devices-tpda index 735ce0e494da..c8bc7b19ab25 100644 --- a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda @@ -33,3 +33,11 @@ Contact: Jinlong Mao , Tao= Zhang /global_flush_req +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Set global (all ports) flush request bit. The bit remains set until= a + global flush request sequence completes. diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index 2186223ad33e..d24a9098f1b1 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -341,7 +341,52 @@ static ssize_t tpda_trig_sysfs_store(struct device *de= v, return size; } =20 +static ssize_t global_flush_req_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (!drvdata->csdev->refcnt) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + val =3D readl_relaxed(drvdata->base + TPDA_CR); + /* read global_flush_req bit */ + val &=3D TPDA_CR_FLREQ; + + return sysfs_emit(buf, "%lu\n", val); +} + +static ssize_t global_flush_req_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + if (!drvdata->csdev->refcnt || !val) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + val =3D readl_relaxed(drvdata->base + TPDA_CR); + /* set global_flush_req bit */ + val |=3D TPDA_CR_FLREQ; + CS_UNLOCK(drvdata->base); + writel_relaxed(val, drvdata->base + TPDA_CR); + CS_LOCK(drvdata->base); + + return size; +} +static DEVICE_ATTR_RW(global_flush_req); + static struct attribute *tpda_attrs[] =3D { + &dev_attr_global_flush_req.attr, tpda_trig_sysfs_rw(freq_ts_enable, FREQTS), tpda_trig_sysfs_rw(trig_freq_enable, FRIE), tpda_trig_sysfs_rw(trig_flag_ts_enable, FLRIE), diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index c93732e04af2..1cc9253293ec 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -10,6 +10,8 @@ #define TPDA_Pn_CR(n) (0x004 + (n * 4)) #define TPDA_FPID_CR (0x084) =20 +/* Cross trigger global (all ports) flush request bit */ +#define TPDA_CR_FLREQ BIT(0) /* Cross trigger FREQ packets timestamp bit */ #define TPDA_CR_FREQTS BIT(2) /* Cross trigger FREQ packet request bit */ --=20 2.34.1 From nobody Mon Feb 9 19:58:09 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 43B60320A33 for ; Tue, 23 Dec 2025 08:42:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479344; cv=none; b=jFvoQhp9yc/AZwtnkI0N0cfj6wB5mTQ95lq03/0zh8rzhA3VSL5cszvPOdL2o23cItIKvsNQfsJ4U2VelE6GLYjfA7PL7Jh/1mpfVDDcisGVpD8nk4FRhjeLujYpBtvReVgajY/I8X0ceV/ebHyDBSIjKiHiixCKRxu7b0/ESqc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479344; c=relaxed/simple; bh=xsPNZwyOH69vIMd8irdqLtNY0tDp+hop/ma30BLDH6Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Z33IPrzx/MOsjRd9pcW1hQ4cgQ6qM48pSioYZcSKZIyiCLFReYzM9B97VKKhI4HjpbZG2sUTDI7OwLZFBv6Rewu0VcLcQ2kEUsdq0Jz4glLJ1lPbbw8lmU5Ur2J4vmkh/GDddJu7W81B0eRtm1LMyJTYwU6HvndslU8VC5Iwhrs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Dsx25iSA; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Jkjybri4; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Dsx25iSA"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Jkjybri4" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BN36mfF1528931 for ; Tue, 23 Dec 2025 08:42:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= XbT9xyXyruRq8NxDTnRCNgOlGIrgZHVkf8eAY8IXwks=; b=Dsx25iSAWnKoyvIY 9bNzumT8ptl01PMSBU75fNclnx4vcE4U2w9Q3OlT3CuklopQjRadu1dYmqjmW5VP j3199nVZ1BFV9jy+bSKxux/3wfwQL34hGDyg5hd/auPgbe4L+MnQZ3UmML0pXQM5 b514UAx4wZKmakjYrKMxEMiYy97iqEonSQyKnjlAGMQ88+pIADl0OaLJx854TOVt HlwXWSEeOjJLvZARttR/l5m/Ppyc6QSjun3AdgM/R4Lpk/TC+05ruKHy6j/V32rW 9Uxw5uJrdBujdTfhHRigGy+a8/foAl7PDqQol3yREnldnITa4coKILYGGRVlpOQn UQ6wDA== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b758y370a-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 23 Dec 2025 08:42:21 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2a08cbeb87eso75472745ad.3 for ; Tue, 23 Dec 2025 00:42:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766479340; x=1767084140; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XbT9xyXyruRq8NxDTnRCNgOlGIrgZHVkf8eAY8IXwks=; b=Jkjybri4AxNgp7VLDckgJrWd85qkjV3DwkHV4xadvoREiPrIUWAESizu090PKtKDPx QIOt/9cAdgkexIp3goiYDFMNqT8qcwN4xIkUcpjjDhXrQ9Nr4SG9OpKCqJFdeog0/KF6 0MLH3108aUPLRKQV5sCAw7h0u2DR9CUwwMdbEaElXqjviYvLwcP1Fj1rNW7QkPTmHtG8 9OQ/nAED6aVbsDJToxHLRHxosXZTNjdM+bHhm8Yxt7xO5oTj7qh5i4hxRybm6wx7yrGJ 0hBBlpuThsrP2jbmIHLxYO8sUrGjOOiW4TJPjPrQLG05u6qZprXwz/X2rG3F0OmxzPuz IClA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766479340; x=1767084140; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=XbT9xyXyruRq8NxDTnRCNgOlGIrgZHVkf8eAY8IXwks=; b=mfUZ3XOXn4rjiPHT1yoRZInFGCeH+s6N+898Ue4l3cVnY7AcDtenfCNkVJpfLhEmEM auyXNdnTKxwhg8/H657y3D+iDM+Ts91+vlREukhCrc+PI2VVoUaBhSJ/goU2PvsZ5eSJ z1k1fJtXjeO8jop6G5RKwUsbzVwiKn3UH56P7G9VqC9MES8rzhdzkFsGKSTZpspQnQiI egGyOjkm8nfL0hUbyBTqI8jDavcmAvjQxt3F1BAll3Ybd8Qx4qc/r8cSgUeGhQvX9yxK UKq2kbwY7JI68rrFHymvrfHFFrUgzXZg/Qr7NEqec/UTzbuYV41hD5J+9MX08PHdV9TF Hm+g== X-Forwarded-Encrypted: i=1; AJvYcCVn9EDXVWMDV0GybJWradZ0eWue1OlVw+pZ0HZrCJ/TJezOee9bAuVbPO5hGkZArgBX5q8YQQniZ0ggVFQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzL6BrALV1rENKfH2xN1Wwq1SVpnwz30Xwdcy8Yqo20Tzll1YHt LhUyeosPWKyB0hRY1wsdYK+4/HvRBpyffQIjnJ6tKSBK3NMVm2iJNQ/Y296ASWzjR3K+1BFAM5O phhmCczqDuPa4vUTHhmI3e7bryFjclLwEiy4XNQdWRXTvIpw1Puuo7FFD/u79eUwf+6k= X-Gm-Gg: AY/fxX4ydIoxd+OiHK9cpiu5C/1qJCaCxs6iEi4TnnQ/Rx1MLFpBl15O9LIePe5IOqd QzLMBoiPCgK0CXsQJIr6wdyUYMgNHcWt9yID/RSVj6qmkq4EJ7+EvaigE5IlJzWV64oCOMhy3SH XppRCKCvfqHiOQfVFPsUgz8Wf+efhVY4IQKvl6x17Ein6jy7ypf+pHpN8XuE6FEqOKHvBWAnq9X cHbvI61dNv16wl36zMQJE1PQynjamvn1+UH1sTjeXZJuqQ6dAuyi1ws+wiogOhk5ZzQuttq8U/8 0g7f2fCfEK9a210pU1/ZEELoq05d/8NgNlOeok7P+r2KKAWsotblmIBRypTBP0bwqA0kUzsD9uj 84xCTcet6M9TBiXiVMaQV154cgqIK0mJt9OhJmY8wksdk2VQQBLjcRLkp6axGm3pGLOUrNwu9 X-Received: by 2002:a05:6a21:3086:b0:366:187c:55 with SMTP id adf61e73a8af0-376a4c66ccamr13041782637.0.1766479340434; Tue, 23 Dec 2025 00:42:20 -0800 (PST) X-Google-Smtp-Source: AGHT+IHD6CzOLa5wneEXcA3s+ngZ5mFLKYVl5eBSaO2lQZNdK9/Nl+gbvsicxBFPYQ0WsMnlcVIr5A== X-Received: by 2002:a05:6a21:3086:b0:366:187c:55 with SMTP id adf61e73a8af0-376a4c66ccamr13041763637.0.1766479339944; Tue, 23 Dec 2025 00:42:19 -0800 (PST) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c1e7961e045sm11163561a12.1.2025.12.23.00.42.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 00:42:19 -0800 (PST) From: Jie Gan Date: Tue, 23 Dec 2025 16:41:47 +0800 Subject: [PATCH v7 3/4] coresight: tpda: add logic to configure TPDA_SYNCR register Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251223-add_sysfs_nodes_to_configure_tpda-v7-3-db4e6810047c@oss.qualcomm.com> References: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> In-Reply-To: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jie Gan , Tao Zhang X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766479326; l=6788; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=bQUEQYYJfc4DZQi22Ooa/Gz1xbjQemDJoaQ5DyMhovY=; b=bbrdC8w4BVwEFahc73WE1RmNYXL2UPWajyML5dk4AsUuu3wKaCik9Zp5VWEAXeKJ8fgh9C55p rNOzeeVkRysBpTwGKfEr4WOza4JdWmhC3Ti3g9j5lzfwVS+graQcf8z X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Authority-Analysis: v=2.4 cv=TOdIilla c=1 sm=1 tr=0 ts=694a55ed cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=gRM4NHGxar3dF8ctfloA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: 7OQFn5U3iZJApvdlDBQoB4Zgg2on56Fr X-Proofpoint-GUID: 7OQFn5U3iZJApvdlDBQoB4Zgg2on56Fr X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjIzMDA3MiBTYWx0ZWRfX4pcBG1ZQsxBv eKQcSpxkHLDYFZafweqlv1vPV2hLeNNEmm7azoyVJxYPbtJUiKVosN1tQ9C76LvMNpEDbY0V5dO euX1lSBrpElD5kC8pKgiwWavqiPAEHcDGZPbjVEKAGjEdt2cuN++gC+rm+seCkKBBzIuediozsc NnEAJMU3NoB0zgJprD9ulTZkSItmJeeo63ml9ZEwGSUrslM+RwoCMF0Ian9rcztftHEipDqOe+n bQP9gOP2zQLgces173+dUf+Svn4i2kdZrSq5jyvWTqfyfEKPqiaeBLNHWqV7CzhTflE1Vfm82Au dtOz1TKfGCm3tnbuub7mm8u8eKdWwbVBeaMxn5b56VSBg67UTlzfMDTP2xfvJln89tk+b4fZCOL wekHUTJ0XbT9+BLUfIoLcaZ2+50VBVexCwSnBDulIMninrPRjg80hFmQES4YZMYaHj4XyRI5Mvl Ni4KtVfDb7XExuuy/kA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-23_02,2025-12-22_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 clxscore=1015 impostorscore=0 bulkscore=0 suspectscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512230072 From: Tao Zhang The TPDA_SYNC counter tracks the number of bytes transferred from the aggregator. When this count reaches the value programmed in the TPDA_SYNCR register, an ASYNC request is triggered, allowing userspace tools to accurately parse each valid packet. Signed-off-by: Tao Zhang Reviewed-by: James Clark Co-developed-by: Jie Gan Signed-off-by: Jie Gan --- .../ABI/testing/sysfs-bus-coresight-devices-tpda | 18 +++++ drivers/hwtracing/coresight/coresight-tpda.c | 90 ++++++++++++++++++= ++++ drivers/hwtracing/coresight/coresight-tpda.h | 10 +++ 3 files changed, 118 insertions(+) diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda b/D= ocumentation/ABI/testing/sysfs-bus-coresight-devices-tpda index c8bc7b19ab25..c989eea1ef59 100644 --- a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda @@ -41,3 +41,21 @@ Contact: Jinlong Mao , Tao= Zhang /syncr_mode +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Set mode the of the syncr counter. + mode 0 - COUNT[11:0] value represents the approximate number of bytes mo= ved between two ASYNC packet requests + mode 1 - the bits COUNT[11:7] are used as a power of 2. for example, we = could insert an async packet every 8K + data by writing a value 13 to the COUNT[11:7] field. + +What: /sys/bus/coresight/devices//syncr_count +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Set value the of the syncr counter. + Range: 0-4095 diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index d24a9098f1b1..8283e16ec400 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -163,6 +163,20 @@ static void tpda_enable_pre_port(struct tpda_drvdata *= drvdata) */ if (drvdata->trig_flag_ts) writel_relaxed(0x0, drvdata->base + TPDA_FPID_CR); + + /* Initialize with a value of 0 */ + val =3D 0; + if (drvdata->syncr_mode) + val |=3D TPDA_SYNCR_MODE_CTRL_MASK; + + if (drvdata->syncr_count > 0 && + drvdata->syncr_count < TPDA_SYNCR_COUNT_MASK) + val |=3D drvdata->syncr_count; + else + /* Program the count to its MAX value by default */ + val |=3D TPDA_SYNCR_COUNT_MASK; + + writel_relaxed(val, drvdata->base + TPDA_SYNCR); } =20 static int tpda_enable_port(struct tpda_drvdata *drvdata, int port) @@ -385,8 +399,84 @@ static ssize_t global_flush_req_store(struct device *d= ev, } static DEVICE_ATTR_RW(global_flush_req); =20 +static ssize_t syncr_mode_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val, syncr_val; + + if (!drvdata->csdev->refcnt) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + syncr_val =3D readl_relaxed(drvdata->base + TPDA_SYNCR); + val =3D FIELD_GET(TPDA_SYNCR_MODE_CTRL_MASK, syncr_val); + + return sysfs_emit(buf, "%lu\n", val); +} + +static ssize_t syncr_mode_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + /* set the mode when first enabling the device */ + drvdata->syncr_mode =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(syncr_mode); + +static ssize_t syncr_count_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (!drvdata->csdev->refcnt) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + val =3D readl_relaxed(drvdata->base + TPDA_SYNCR); + val &=3D TPDA_SYNCR_COUNT_MASK; + + return sysfs_emit(buf, "%lu\n", val); +} + +static ssize_t syncr_count_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + if (val < 0 || val > TPDA_SYNCR_COUNT_MASK) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->syncr_count =3D val; + + return size; +} +static DEVICE_ATTR_RW(syncr_count); + static struct attribute *tpda_attrs[] =3D { &dev_attr_global_flush_req.attr, + &dev_attr_syncr_mode.attr, + &dev_attr_syncr_count.attr, tpda_trig_sysfs_rw(freq_ts_enable, FREQTS), tpda_trig_sysfs_rw(trig_freq_enable, FRIE), tpda_trig_sysfs_rw(trig_flag_ts_enable, FLRIE), diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index 1cc9253293ec..56d35697303a 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -9,6 +9,7 @@ #define TPDA_CR (0x000) #define TPDA_Pn_CR(n) (0x004 + (n * 4)) #define TPDA_FPID_CR (0x084) +#define TPDA_SYNCR (0x08C) =20 /* Cross trigger global (all ports) flush request bit */ #define TPDA_CR_FLREQ BIT(0) @@ -36,6 +37,11 @@ /* Aggregator port DSB data set element size bit */ #define TPDA_Pn_CR_DSBSIZE BIT(8) =20 +/* TPDA_SYNCR count mask */ +#define TPDA_SYNCR_COUNT_MASK GENMASK(11, 0) +/* TPDA_SYNCR mode control bit */ +#define TPDA_SYNCR_MODE_CTRL_MASK GENMASK(12, 12) + #define TPDA_MAX_INPORTS 32 =20 /** @@ -52,6 +58,8 @@ * @trig_freq: Enable/disable cross trigger FREQ packet request interface. * @freq_ts: Enable/disable the timestamp for all FREQ packets. * @cmbchan_mode: Configure the CMB/MCMB channel mode. + * @syncr_mode: Setting the mode for counting packets. + * @syncr_count: Setting the value of the count. */ struct tpda_drvdata { void __iomem *base; @@ -66,6 +74,8 @@ struct tpda_drvdata { bool trig_freq; bool freq_ts; bool cmbchan_mode; + bool syncr_mode; + u32 syncr_count; }; =20 /* Enumerate members of global control register(cr) */ --=20 2.34.1 From nobody Mon Feb 9 19:58:09 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4C42731ED8F for ; Tue, 23 Dec 2025 08:42:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479347; cv=none; b=u7L9uzU9qj2LWHh5x2ANWUcyVS5/5HAsXHffDTkBUhvJgSLWEbMF5XJAlk4BVWHPPhwJdmGpXlD/OnwUhrcAhpcJIPFHaebF0/Bps7UEDHsE3uK5HsS9hEeFbyTABE1E51CV1QdP27CI6BkSI1JFAQgT9lAlaHz7h/hIK7+aL4o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766479347; c=relaxed/simple; bh=qC+9gV4UXbtnZSRlMX07rVYLAImFCl3hLdieCcwSOqg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZUwg8Pf6woT7EdcHd3bWxl3JyU6BILakfdpLQk4vARh6TC0BoHlnfz5mmcdUngWB6o9AXGWS/THTgHczT8wJw8ho6qFKoxj9ODi7Owx1oZrxO/i7jXuTjscBHxNTUhnXGPTN2e59wT1bAW93VmXBba8HwKUftdB1Fo+Jg1pYd2s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=GWZHIPRu; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=hoandY1K; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="GWZHIPRu"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="hoandY1K" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BN36qrV1530059 for ; Tue, 23 Dec 2025 08:42:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= BMejBhDQnL1Dv7MAhsjAmW+Z4TxphMeOV4eFeWWSDhE=; b=GWZHIPRucvFHhlBc egcDJL7XcR2bGWp5wuBR1o5qqzgDzsJJQvKS5sOrK2pubNVGbh4p68LtSDf2acF1 LCrE3GbL249fAoOQGaK7iUTppJQ4T1rJ5dQLtYlem9hryatSbQ5pw69A8jysAYpB LBOnCb3n8rZSaTKz0hPXYo/8S4Wd/4l601KRSwdPAXKmc1l93WDrbCJOJdFmhYg+ Vta7g5aOqcWGS2NPvY2WRvDJQ90sLWF4jAnkpUh0r/HmsTzQt0E0zl9KOLCE7y1g CMQg1nVuxgTafdg+4lf/dmau9qKtR2n0NY4Vrfz30I3Tzh5lhoN5Dz3/aGBH+Wft casp/w== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b758y370h-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 23 Dec 2025 08:42:24 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-7b6b194cf71so9079987b3a.3 for ; Tue, 23 Dec 2025 00:42:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766479344; x=1767084144; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=BMejBhDQnL1Dv7MAhsjAmW+Z4TxphMeOV4eFeWWSDhE=; b=hoandY1KFbtMlFO7RQYjuwZs0jqT1hPAJ9V3T7jY8RXbDdeYmiezf/X03Qwx5LUXRn p+GX7pMW3JDO7ZRFnH7jhFRTzWq+YCQ1CXkjqnUxBKUSkJKMEUrB0wxZcilG1sKyP8P/ 95DMNIvrsHNquHrqI6S5QeRAdhNACKcNy8SmsjwifloSLbQUMzB/5VO0rEX+nYcuvZ7d rOjVakbcQBfcc/wceXa1IGX+KyMD8UtUMV6lQpDcSJha1OXpigpBFV8/hrfXoIwdKUR7 AOjKTdWZvt3rA61lbovyVnkg9mukk8X46IftWTwGukmkXrXGLfWDv1zdBYFq/Q7IxYkY Nr2w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766479344; x=1767084144; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=BMejBhDQnL1Dv7MAhsjAmW+Z4TxphMeOV4eFeWWSDhE=; b=ntZtudZB3Ifz3KbOdAVAZ33fjX8mNv3vTg5uxa77jMXdA+vg05XWPaPew/Hk8e4GTI C4UHGoQHiHb7BIBMjrJ9evCEx3encnSk6xvAxwz6AGBkuyA9dWD+gqnYoygchqrH5694 3oxE5CPuXJrkL4C3WJkQ8a4urCgGEIzI48ZVECdnpEanyCfx2csMrMFg3eucPBNJ93Nv r9tOZ5O14PLJdfQVJxho0kBU2jlNjdhGODb93R+G5S99wIwmXfm4GG0mhEb//4gFFRB7 T3cDn3pCplEMkXgNvJ1KYWOsGAHpt4IpVmfmoNNCPMoTQIoRX8u8UuXg67atBN3cUS3A dwww== X-Forwarded-Encrypted: i=1; AJvYcCWGa1POiCG323z9MnFBjFThmnz26bdea1BozSoh9ATdWBjMfnl1ftvPfhWkuyR5xjTG9F7KXJlsWGLnrEA=@vger.kernel.org X-Gm-Message-State: AOJu0YxR+IkjnangHgaQWv5utFulkeLTi9N66wMSYjK8b6WQNJinh/S/ Zx6oYmox7WH97z8U3RgujtFQ12jmNXfIijFIuPC+erO60pIJvBzYnNPTV2capcWuXrXRIB2E30J Bp5RfpB4VlolagmEpvXgyMTAk556517bjGBNbU822xYZOQmXtsNfymCQlW1/OL4ecgVs= X-Gm-Gg: AY/fxX7sU5o9SfhHcbANlpNAa0Vye++aJpWElOxBmwDfT3xxpyMY0Pa+tO6KuD5zMHP 7DiKo9tCWoMR74gsa59+6XHWK+zM8t6tok7s8gIBDc/5cAy363SG2saL6NQ0Ih6EkXfYVms+lE/ YN5vfAg26nRN9cmXeon4ptgb50+zNT8olAmcG/0X3cAeFrnEf/h7cBJSTYjOmp3CvRMj781/KEx QSP2h9Jw70OazkggFZiWjnAdtYJsZFWmRJuLC8+AEbslfo9x1ObiA787mLdPGgYEJb5pG7lSoDI eXS148o+ZGorm5jZthHM4GAXXTNOMd3yinfnuZOm6T0J2dHVEzMQov48xCP2y4RatcTSCni0TpE r2dQlDmey0o5apLYzaMUtztShx+gDHBP9x9sOLF6ROwgYwnDNeBE3zHqDVoEyJKM0//Bb1Z/s X-Received: by 2002:a05:6a20:5491:b0:366:14ac:8c75 with SMTP id adf61e73a8af0-376ab6de4b9mr12659877637.75.1766479343632; Tue, 23 Dec 2025 00:42:23 -0800 (PST) X-Google-Smtp-Source: AGHT+IGrwqlganMO0uU0/gpDTUGfrR3rz//Zs0VeY5iH7PswnZRTDC3N2PeEmW04dNTjIRgxiXSckQ== X-Received: by 2002:a05:6a20:5491:b0:366:14ac:8c75 with SMTP id adf61e73a8af0-376ab6de4b9mr12659855637.75.1766479343125; Tue, 23 Dec 2025 00:42:23 -0800 (PST) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c1e7961e045sm11163561a12.1.2025.12.23.00.42.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 00:42:22 -0800 (PST) From: Jie Gan Date: Tue, 23 Dec 2025 16:41:48 +0800 Subject: [PATCH v7 4/4] coresight: tpda: add sysfs node to flush specific port Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251223-add_sysfs_nodes_to_configure_tpda-v7-4-db4e6810047c@oss.qualcomm.com> References: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> In-Reply-To: <20251223-add_sysfs_nodes_to_configure_tpda-v7-0-db4e6810047c@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jie Gan , Tao Zhang X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766479327; l=3701; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=4WftSXGb7/EAYR5QLxu88DyIlZc6o4w30QAG58MQiFc=; b=frDDCwxICYIU3uhxD5qwTrKllsVkp9CyMR9T9Gf9RNytm0SB0u0ynAd0Lw26ZCu9jPUSF63dJ 0XPUZBRbRNoDGZbpp67OL9gdiN/0bWDK9k2y4x28L4OMa+xa0FptqIA X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Authority-Analysis: v=2.4 cv=TOdIilla c=1 sm=1 tr=0 ts=694a55f0 cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=Uaz1Er67hVaxBR8z2rIA:9 a=QEXdDO2ut3YA:10 a=IoOABgeZipijB_acs4fv:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: 6DVaXy3_esvxgPg02UF7HpK3Y22pXSUk X-Proofpoint-GUID: 6DVaXy3_esvxgPg02UF7HpK3Y22pXSUk X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjIzMDA3MiBTYWx0ZWRfX1JWhy58FHxIe tcsNQQVBEIpJ7wMwzc8OKGknVPHThzPCTQWfaq/d5Tgf9YpfCFwOx/iN9JOBqhfB1KdeQyRiyHS 67H5omxySDTolDAwXs66MeAnkmruXTgGzu9h5t6Wpnu/UkJP1DFtDjDR/7o8xmtchjXmW0k6w4G 2Cqx1W+8EfJu+QxPsA/w6gPiizDWi6jq1ESo4+IUZtEhMi+ufIpJX2SQm00XA42usLZBmPgmtr0 WGOVaaQeAxOwEAbjE5Hq3J7lUxFhue9W6VYlpSmGthKSYy1neDdNJnj8GzwFXBbRpOjwYcFMzWm afPUvqPw1Znl3SJflKYkg3KGqWm87EQvcdgBVIATqokwCFAnhY1RY+KWoDT1OvPuVD81YZfmZm4 uXEId299R4fQhR4SiCRUXSQ5fTyircw4rSSJgskOgZJZAnlhCQly2lb0DegyMMYsCWGr9rvKfLY Vzp0GzxhRK4rIimTYPw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-23_02,2025-12-22_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 clxscore=1015 impostorscore=0 bulkscore=0 suspectscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512230072 From: Tao Zhang Setting bit i in the TPDA_FLUSH_CR register initiates a flush request for port i, forcing the data to synchronize and be transmitted to the sink device. Signed-off-by: Tao Zhang Reviewed-by: James Clark Co-developed-by: Jie Gan Signed-off-by: Jie Gan --- .../ABI/testing/sysfs-bus-coresight-devices-tpda | 8 +++++ drivers/hwtracing/coresight/coresight-tpda.c | 40 ++++++++++++++++++= ++++ drivers/hwtracing/coresight/coresight-tpda.h | 1 + 3 files changed, 49 insertions(+) diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda b/D= ocumentation/ABI/testing/sysfs-bus-coresight-devices-tpda index c989eea1ef59..48b8fda1b796 100644 --- a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda @@ -59,3 +59,11 @@ Contact: Jinlong Mao , Tao= Zhang /port_flush_req +Date: December 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Configure the bit i to requests a flush operation of port i on the = TPDA. + The requested bit(s) remain set until the flush request completes. diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index 8283e16ec400..412c35decc8e 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -473,10 +473,50 @@ static ssize_t syncr_count_store(struct device *dev, } static DEVICE_ATTR_RW(syncr_count); =20 +static ssize_t port_flush_req_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (!drvdata->csdev->refcnt) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + val =3D readl_relaxed(drvdata->base + TPDA_FLUSH_CR); + + return sysfs_emit(buf, "0x%lx\n", val); +} + +static ssize_t port_flush_req_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + u32 val; + + if (kstrtou32(buf, 0, &val)) + return -EINVAL; + + if (!drvdata->csdev->refcnt || !val) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + CS_UNLOCK(drvdata->base); + writel_relaxed(val, drvdata->base + TPDA_FLUSH_CR); + CS_LOCK(drvdata->base); + + return size; +} +static DEVICE_ATTR_RW(port_flush_req); + static struct attribute *tpda_attrs[] =3D { &dev_attr_global_flush_req.attr, &dev_attr_syncr_mode.attr, &dev_attr_syncr_count.attr, + &dev_attr_port_flush_req.attr, tpda_trig_sysfs_rw(freq_ts_enable, FREQTS), tpda_trig_sysfs_rw(trig_freq_enable, FRIE), tpda_trig_sysfs_rw(trig_flag_ts_enable, FLRIE), diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index 56d35697303a..a090352009bb 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -10,6 +10,7 @@ #define TPDA_Pn_CR(n) (0x004 + (n * 4)) #define TPDA_FPID_CR (0x084) #define TPDA_SYNCR (0x08C) +#define TPDA_FLUSH_CR (0x090) =20 /* Cross trigger global (all ports) flush request bit */ #define TPDA_CR_FLREQ BIT(0) --=20 2.34.1