From nobody Mon Feb 9 17:57:35 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1B5E0336EE0 for ; Mon, 22 Dec 2025 08:28:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766392143; cv=none; b=CmAVs3Vkh2vxlIEfWDbve5rVuy+Eqkj3o84Bd2CML3qOV/tNv8o/jfSVj5KgfknfySK33uMEHqKhhsFdbJ4FnPxzL26k1TR15Td2m2kLLbFE11HWQCfQrWpR8Cu8qXbgyuHZlqOSsyhST+F0yUSrTuarql0x/W80CxVPixBR7eQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766392143; c=relaxed/simple; bh=UEB1ndKJpzQUI7ZztCA3PLVCCqqAYdAdEWs19wyUOGU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YDTe8UCSKhdPFBGl++l2yiufj7PIIxpOXoUQ1DZxmbZ37gXCIKcye3a48LoOg2P3U1sUnZ/YLSnnX3c3Aj74onrVSe/XPvoijcJ3mj4eqScb+2ydh7tMV64VZ2VuXf/OtUwdEooMlq+Fq1ui81sgZ5oJhPENeiG+LMxv/KbdYPk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZThSW7JY; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=EWY+4ROG; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZThSW7JY"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="EWY+4ROG" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BM82TlB4113890 for ; Mon, 22 Dec 2025 08:28:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= np7aEWtDEICnPx8/bq0OY944c2iyFnV90P3wVJaHy0c=; b=ZThSW7JYPvmdF/ih zDBAu3va4Gd7rqH4ptWxs0OKtkOpM9CiPkNkTsEA/TUqD9GSxQDXOXvTOv/WNyKY 7ztbUyytsqmNKZmqv4apGhbvlYFNE4fjO8xeKmOAHr/+LtU8AeyX+aQlf9bc8uX4 DUzF4ftECl4Knh3HSztSfetwmtn1NCpGGfozrrJj+QiKal7N6SPp0VQJubWLBPVG 7UTO8gn0mir2ms7VEFq07QqxlpiGWcsFMU2i1zhxXA+MqZBZy554DOOpSA09Jr+N yI1Rv5F9MNLcefVsljrGcK0NHI3ZqrAnkhGulWP38qU06rRbaMg6uWg1EG/7GaKj uAhfqA== Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b5mux49rk-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 22 Dec 2025 08:28:57 +0000 (GMT) Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-8b2f0be2cf0so1358444685a.0 for ; Mon, 22 Dec 2025 00:28:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766392137; x=1766996937; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=np7aEWtDEICnPx8/bq0OY944c2iyFnV90P3wVJaHy0c=; b=EWY+4ROGgWiSsMfbTAFeqIDzhB3lYWsUQc/giQilv5Uqxo2JwXt4gtREcCDCDQx1SR 1vwWImkcHodhCwunAmjnlURfO4OpRj1H75u5j+o957Pa7RKFAEdGLpqN8j0ZR0pAuny8 rHnv9deXysP6EihDbxmBmczcMXvEsgmt4vAacAorvaRA41pj0MYCv28j1XNuWUEOlBPp 6dAUOmwvDzncv/1zbFMrCXJTrOdqKFs8b2Pe8JAsAe7sESlIGrHk2ZPi9IS0Vw4aUjoM XTNrSKk433RzSFyqNWrPNjjv7+M3wblJor7l7f82OzflFPa5WfU7pQZ0itxBVnnP5AaV wHLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766392137; x=1766996937; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=np7aEWtDEICnPx8/bq0OY944c2iyFnV90P3wVJaHy0c=; b=oE2xTNTXn2SOai/xVNvcbR/B+nh3XHI0NQ7xRRnp2NAYy3PW9Y2o8K9tgy/OgNvDi/ bCz1geT6XqGEy0za6842bTymoYpP86f0kq+7Pelgs/FayyPgUTX/HdsYAQQlqerJA7Ow peeJ85j1506E79KF9G8rQcfGDJ3T/NQMqJeW/ArwM3jggAsIbSLYkhOX32c/7eAyyuOP maiYhCLRsYu4FQToGnQ3jRaDaA/3LPR31tfLnq15vwc1YvJoWsY9hNTYcMzVEJwnGG/w TN9y3SQ+CltUni2mj/wMcsg7qgIzx/rFunRj66EPpiDVjl2fBA8GojB69piWYoSt6LvA TvCQ== X-Forwarded-Encrypted: i=1; AJvYcCVDs0rIlnE1aH2pdyAul5zbES+CgVKqlBjNowsDeRNitLtn16DN1VrtVyCWRWBgLPDoUgEJCaR+KJZbC1w=@vger.kernel.org X-Gm-Message-State: AOJu0YwiI16dUno503kG/sEde2srAGRNcq3vsgfzFFM3Dn/IYxIDVYDe 8u2p0QXXjdDPaZctm3IffHfNpBQE+7zKJR68VD5vsJnzH5buG84t0qTSgv9iPRKVwo0MlAy5MKy DgQxOnOSiGx2Iqo+dE9E/yNZLv8eVrVk7lGVlvffux0rl1ct0KBJ6oy2X7vuRQLXt7ow= X-Gm-Gg: AY/fxX4dqOTnxWv7bA0ebMi9yribQcLJ2ae7aGATQBZ1V50DmcM1lLQ3+YPKUu3atj7 halunbPyQwyZZ+sgT3HJnxmduhbP57kq9adb2MxGSGarqil8VdKchz4aIB1nOgu/FQh/gePnfaw FV/KRiocQKBrL09a6Byzn6ZLOCFthwmVVvoDVDBELWYZ4Zb2UPa9By6OURytKvAORhrmO2hKPAp QTlVN6NCaOJbtIFbOMVkKcqh9tj2QbK6HSgwhq4R0i01fQ9wRFUDnD6kzhFH6AMnnXs+IIuUrvI Dd+zlQh5UogIuKzYBQP06GPXJyqGSHxp5u16dByx5CDhQg0ZoUTt0LsPLjvmX1OvAkmDMCjs/Xf peiZyFli2tI8xU1sLs8GMyHjnMAYG/mhGFy+F01WJRxFlEHijoTxsWtyTkZJ0CVX4jpnnfIJtAW ef X-Received: by 2002:a05:620a:1a0c:b0:8b2:e565:50b5 with SMTP id af79cd13be357-8c08fd03785mr1471388685a.60.1766392136711; Mon, 22 Dec 2025 00:28:56 -0800 (PST) X-Google-Smtp-Source: AGHT+IFshUE/YE60g5obLvlBU3U7Mg5fJoiJ/45Egolz3tkNf4kTUkIYLit9zl5Vvymx/GfC6kVqew== X-Received: by 2002:a05:620a:1a0c:b0:8b2:e565:50b5 with SMTP id af79cd13be357-8c08fd03785mr1471380185a.60.1766392134096; Mon, 22 Dec 2025 00:28:54 -0800 (PST) Received: from WENMLIU-LAB01.ap.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id af79cd13be357-8c0970f8572sm764046585a.25.2025.12.22.00.28.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 22 Dec 2025 00:28:53 -0800 (PST) From: Wenmeng Liu Date: Mon, 22 Dec 2025 16:28:39 +0800 Subject: [PATCH v2 1/3] media: dt-bindings: Add qcom,sm6150-camss Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251222-sm6150-camss-v2-1-df8469a8343a@oss.qualcomm.com> References: <20251222-sm6150-camss-v2-0-df8469a8343a@oss.qualcomm.com> In-Reply-To: <20251222-sm6150-camss-v2-0-df8469a8343a@oss.qualcomm.com> To: Robert Foss , Todor Tomov , Bryan O'Donoghue , Vladimir Zapolskiy , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wenmeng Liu , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1766392123; l=17078; i=wenmeng.liu@oss.qualcomm.com; s=20250925; h=from:subject:message-id; bh=UEB1ndKJpzQUI7ZztCA3PLVCCqqAYdAdEWs19wyUOGU=; b=3psd4l4ZyOaZliPo+AtCQN8lSByUfqX8PLdZCinUf4AtsGdgFfdg4Bgsp5DlsQnJqWk0DD9ZQ 8q5LNox0TLSD/Qp3Y9rwE0jAcF8L2mXHNLY/wYpkr42ntNl79onfyW4 X-Developer-Key: i=wenmeng.liu@oss.qualcomm.com; a=ed25519; pk=fQJjf9C3jGDjE1zj2kO3NQLTbQEaZObVcXAzx5WLPX0= X-Proofpoint-ORIG-GUID: 9zW4k8vbB8T-UPe6RZuBx2yK3sRa7V4l X-Authority-Analysis: v=2.4 cv=EvnfbCcA c=1 sm=1 tr=0 ts=69490149 cx=c_pps a=hnmNkyzTK/kJ09Xio7VxxA==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=aFcfZ3UtOBUUIK6fB1MA:9 a=QEXdDO2ut3YA:10 a=PEH46H7Ffwr30OY-TuGO:22 a=sptkURWiP4Gy88Gu7hUp:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: 9zW4k8vbB8T-UPe6RZuBx2yK3sRa7V4l X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjIyMDA3NSBTYWx0ZWRfX+M85EeNkKWsO qGATQ3t2Icka5rcrR0Niy9lt96B6RWUPHoW9j5/CI+6sY1bes3rZWvQBqpn3SZn4vTb+WDeySCf D9s7uiZsI1iOO0p4R42OpKvDrQ8EXzndvaWGZjQ7mgX+5HGB5JsFd9McNKdPZupDwr9cKZhPyyP mMOjCCgxEyS7fEeJs1p+0N+vrKof6poBbkGjooAzLKZ+TujnzNNuDd3VWGPip1kHQg6+dKX3dYU H1ZJ2/w/JCmQBuBMsq6OPd5FjD1YNTpUZJv4Ne/5NMXxe4eKN9/rqZ2rH6qvV8+sTLrwDoV2WPD 0wpbnmY+CIEvA3VIEF9wjn0RihU31CJssUhGmT7PFG+++gYWns50BxRp9RhBDCo+MD+pdVazFdQ U+9cK4eHpXwy+vArQZaZm2Gm4IAgAZzS8b2aw1+A9v0e3147tg9m438Vm6wx0WRfhR798tBqUe2 ioPBWsjiJZKYchTF8gg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-21_05,2025-12-19_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 suspectscore=0 phishscore=0 adultscore=0 clxscore=1015 priorityscore=1501 spamscore=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512220075 Add bindings for the Camera Subsystem on the SM6150 SoC The SM6150 platform provides: - 2 x VFE (version 170), each with 3 RDI - 1 x VFE Lite (version 170), each with 4 RDI - 2 x CSID (version 170) - 1 x CSID Lite (version 170) - 3 x CSIPHY (version 2.0.0) - 1 x BPS (Bayer Processing Segment) - 1 x ICP (Imaging Control Processor) - 1 x IPE (Image Postprocessing Engine) - 1 x JPEG Encoder/Decoder - 1 x LRME (Low Resolution Motion Estimation) Reviewed-by: Vladimir Zapolskiy Signed-off-by: Wenmeng Liu --- .../bindings/media/qcom,sm6150-camss.yaml | 439 +++++++++++++++++= ++++ 1 file changed, 439 insertions(+) diff --git a/Documentation/devicetree/bindings/media/qcom,sm6150-camss.yaml= b/Documentation/devicetree/bindings/media/qcom,sm6150-camss.yaml new file mode 100644 index 0000000000000000000000000000000000000000..aa2e44c94b9c0231f6d2f1a30c1= e434c0313117f --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,sm6150-camss.yaml @@ -0,0 +1,439 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/qcom,sm6150-camss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SM6150 Camera Subsystem (CAMSS) + +maintainers: + - Wenmeng Liu + +description: + This binding describes the camera subsystem hardware found on SM6150 + Qualcomm SoCs. It includes submodules such as CSIPHY (CSI Physical layer) + and CSID (CSI Decoder), which comply with the MIPI CSI2 protocol. + + The subsystem also integrates a set of real-time image processing engines + and their associated configuration modules, as well as non-real-time eng= ines. + +properties: + compatible: + const: qcom,sm6150-camss + + reg: + items: + - description: Registers for CSID 0 + - description: Registers for CSID 1 + - description: Registers for CSID Lite + - description: Registers for CSIPHY 0 + - description: Registers for CSIPHY 1 + - description: Registers for CSIPHY 2 + - description: Registers for VFE 0 + - description: Registers for VFE 1 + - description: Registers for VFE Lite + - description: Registers for BPS (Bayer Processing Segment) + - description: Registers for CAMNOC + - description: Registers for CPAS CDM + - description: Registers for CPAS TOP + - description: Registers for ICP (Imaging Control Processor) CSR (Co= ntrol and Status Registers) + - description: Registers for ICP QGIC (Qualcomm Generic Interrupt Co= ntroller) + - description: Registers for ICP SIERRA ((A5 subsystem communication= )) + - description: Registers for IPE (Image Postprocessing Engine) 0 + - description: Registers for JPEG DMA + - description: Registers for JPEG ENC + - description: Registers for LRME (Low Resolution Motion Estimation) + + reg-names: + items: + - const: csid0 + - const: csid1 + - const: csid_lite + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: vfe0 + - const: vfe1 + - const: vfe_lite + - const: bps + - const: camnoc + - const: cpas_cdm + - const: cpas_top + - const: icp_csr + - const: icp_qgic + - const: icp_sierra + - const: ipe0 + - const: jpeg_dma + - const: jpeg_enc + - const: lrme + + clocks: + maxItems: 33 + + clock-names: + items: + - const: gcc_ahb + - const: gcc_axi_hf + - const: camnoc_axi + - const: cpas_ahb + - const: csiphy0 + - const: csiphy0_timer + - const: csiphy1 + - const: csiphy1_timer + - const: csiphy2 + - const: csiphy2_timer + - const: soc_ahb + - const: vfe0 + - const: vfe0_axi + - const: vfe0_cphy_rx + - const: vfe0_csid + - const: vfe1 + - const: vfe1_axi + - const: vfe1_cphy_rx + - const: vfe1_csid + - const: vfe_lite + - const: vfe_lite_cphy_rx + - const: vfe_lite_csid + - const: bps + - const: bps_ahb + - const: bps_axi + - const: bps_areg + - const: icp + - const: ipe0 + - const: ipe0_ahb + - const: ipe0_areg + - const: ipe0_axi + - const: jpeg + - const: lrme + + interrupts: + maxItems: 15 + + interrupt-names: + items: + - const: csid0 + - const: csid1 + - const: csid_lite + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: vfe0 + - const: vfe1 + - const: vfe_lite + - const: camnoc + - const: cdm + - const: icp + - const: jpeg_dma + - const: jpeg_enc + - const: lrme + + interconnects: + maxItems: 4 + + interconnect-names: + items: + - const: ahb + - const: hf0_mnoc + - const: hf1_mnoc + - const: sf_mnoc + + iommus: + items: + - description: Camera IFE 0 non-protected stream + - description: Camera IFE 1 non-protected stream + - description: Camera IFE 3 non-protected stream + - description: Camera CDM non-protected stream + - description: Camera LRME read non-protected stream + - description: Camera IPE 0 read non-protected stream + - description: Camera BPS read non-protected stream + - description: Camera IPE 0 write non-protected stream + - description: Camera BPS write non-protected stream + - description: Camera LRME write non-protected stream + - description: Camera JPEG read non-protected stream + - description: Camera JPEG write non-protected stream + - description: Camera ICP stream + + power-domains: + items: + - description: + IFE0 GDSC - Image Front End, Global Distributed Switch Controlle= r. + - description: + IFE1 GDSC - Image Front End, Global Distributed Switch Controlle= r. + - description: + Titan GDSC - Titan ISP Block, Global Distributed Switch Controll= er. + - description: + Titan BPS - Bayer Processing Segment, Global Distributed Switch = Controller. + - description: + IPE GDSC - Image Postprocessing Engine, Global Distributed Switc= h Controller. + + power-domain-names: + items: + - const: ife0 + - const: ife1 + - const: top + - const: bps + - const: ipe + + vdd-csiphy-1p2-supply: + description: + Phandle to a 1.2V regulator supply to CSI PHYs. + + vdd-csiphy-1p8-supply: + description: + Phandle to 1.8V regulator supply to CSI PHYs pll block. + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + description: + CSI input ports. + + patternProperties: + "^port@[0-2]$": + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + + description: + Input port for receiving CSI data from a CSIPHY. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - data-lanes + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - interrupts + - interrupt-names + - interconnects + - interconnect-names + - iommus + - power-domains + - power-domain-names + +additionalProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + camss: isp@acb3000 { + compatible =3D "qcom,sm6150-camss"; + + reg =3D <0x0 0x0acb3000 0x0 0x1000>, + <0x0 0x0acba000 0x0 0x1000>, + <0x0 0x0acc8000 0x0 0x1000>, + <0x0 0x0ac65000 0x0 0x1000>, + <0x0 0x0ac66000 0x0 0x1000>, + <0x0 0x0ac67000 0x0 0x1000>, + <0x0 0x0acaf000 0x0 0x4000>, + <0x0 0x0acb6000 0x0 0x4000>, + <0x0 0x0acc4000 0x0 0x4000>, + <0x0 0x0ac6f000 0x0 0x3000>, + <0x0 0x0ac42000 0x0 0x5000>, + <0x0 0x0ac48000 0x0 0x1000>, + <0x0 0x0ac40000 0x0 0x1000>, + <0x0 0x0ac18000 0x0 0x3000>, + <0x0 0x0ac00000 0x0 0x6000>, + <0x0 0x0ac10000 0x0 0x8000>, + <0x0 0x0ac87000 0x0 0x3000>, + <0x0 0x0ac52000 0x0 0x4000>, + <0x0 0x0ac4e000 0x0 0x4000>, + <0x0 0x0ac6b000 0x0 0x0a00>; + reg-names =3D "csid0", + "csid1", + "csid_lite", + "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "vfe1", + "vfe_lite", + "bps", + "camnoc", + "cpas_cdm", + "cpas_top", + "icp_csr", + "icp_qgic", + "icp_sierra", + "ipe0", + "jpeg_dma", + "jpeg_enc", + "lrme"; + + clocks =3D <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_HF_AXI_CLK>, + <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY1_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY2_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_IFE_0_CLK>, + <&camcc CAM_CC_IFE_0_AXI_CLK>, + <&camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_0_CSID_CLK>, + <&camcc CAM_CC_IFE_1_CLK>, + <&camcc CAM_CC_IFE_1_AXI_CLK>, + <&camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_1_CSID_CLK>, + <&camcc CAM_CC_IFE_LITE_CLK>, + <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&camcc CAM_CC_BPS_CLK>, + <&camcc CAM_CC_BPS_AHB_CLK>, + <&camcc CAM_CC_BPS_AXI_CLK>, + <&camcc CAM_CC_BPS_AREG_CLK>, + <&camcc CAM_CC_ICP_CLK>, + <&camcc CAM_CC_IPE_0_CLK>, + <&camcc CAM_CC_IPE_0_AHB_CLK>, + <&camcc CAM_CC_IPE_0_AREG_CLK>, + <&camcc CAM_CC_IPE_0_AXI_CLK>, + <&camcc CAM_CC_JPEG_CLK>, + <&camcc CAM_CC_LRME_CLK>; + + clock-names =3D "gcc_ahb", + "gcc_axi_hf", + "camnoc_axi", + "cpas_ahb", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "soc_ahb", + "vfe0", + "vfe0_axi", + "vfe0_cphy_rx", + "vfe0_csid", + "vfe1", + "vfe1_axi", + "vfe1_cphy_rx", + "vfe1_csid", + "vfe_lite", + "vfe_lite_cphy_rx", + "vfe_lite_csid", + "bps", + "bps_ahb", + "bps_axi", + "bps_areg", + "icp", + "ipe0", + "ipe0_ahb", + "ipe0_areg", + "ipe0_axi", + "jpeg", + "lrme"; + + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACT= IVE_ONLY + &config_noc SLAVE_CAMERA_CFG QCOM_ICC_TAG_ACT= IVE_ONLY>, + <&mmss_noc MASTER_CAMNOC_HF0 QCOM_ICC_TAG_ALWA= YS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_CAMNOC_HF1 QCOM_ICC_TAG_ALWA= YS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_CAMNOC_SF QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "ahb", + "hf0_mnoc", + "hf1_mnoc", + "sf_mnoc"; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "csid0", + "csid1", + "csid_lite", + "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "vfe1", + "vfe_lite", + "camnoc", + "cdm", + "icp", + "jpeg_dma", + "jpeg_enc", + "lrme"; + + iommus =3D <&apps_smmu 0x0820 0x40>, + <&apps_smmu 0x0840 0x00>, + <&apps_smmu 0x0860 0x40>, + <&apps_smmu 0x0c00 0x00>, + <&apps_smmu 0x0cc0 0x00>, + <&apps_smmu 0x0c80 0x00>, + <&apps_smmu 0x0ca0 0x00>, + <&apps_smmu 0x0d00 0x00>, + <&apps_smmu 0x0d20 0x00>, + <&apps_smmu 0x0d40 0x00>, + <&apps_smmu 0x0d80 0x20>, + <&apps_smmu 0x0da0 0x20>, + <&apps_smmu 0x0de2 0x00>; + + power-domains =3D <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc TITAN_TOP_GDSC>, + <&camcc BPS_GDSC>, + <&camcc IPE_0_GDSC>; + power-domain-names =3D "ife0", + "ife1", + "top", + "bps", + "ipe"; + + vdd-csiphy-1p2-supply =3D <&vreg_l11a_1p2>; + vdd-csiphy-1p8-supply =3D <&vreg_l12a_1p8>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + csiphy_ep0: endpoint { + data-lanes =3D <0 1>; + remote-endpoint =3D <&sensor_ep>; + }; + }; + }; + }; + }; --=20 2.34.1